
SPRS145G
–
JULY 2000
–
REVISED FEBRUARY 2002
28
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
–
1443
memory maps (continued)
éééééééééé
éééééééééé
éééééééééé
éééééééééé
èèèèèèèèèè
èèèèèèèèèè
èèèèèèèèèè
èèèèèèèèèè
èèèèèèèèèè
èèèèèèèèèè
èèèèèèèèèè
FE00
Reserved
èèèèèèèèè
èèèèèèèèè
èèèèèèèèè
èèèèèèèèè
èèèèèèèèè
èèèèèèèèè
èèèèèèèèè
èèèèèèèèè
èèèèèèèèè
èèèèèèèèè
èèèèèèèèè
èèèèèèèèè
èèèèèèèèè
éé
éé
èè
èèèèèèèèèè
On-Chip ROM (32K)
Program
Hex
0000
Data
Memory-Mapped
Registers/Reserved Addresses
èèèèèèèèè
èèèèèèèèè
èèèèèèèèè
On-Chip DARAM (B0)
§
(CNF = 0)
Reserved (CNF = 1)
On-Chip DARAM (B1)
èèèèèèèèè
èèèèèèèèè
èèèèèèèèè
ééééééééé
ééééééééé
ééééééééé
èèèèèèèèè
Peripheral Memory-Mapped
Registers (System, WD, ADC,
SCI, SPI, CAN, I/O, Interrupts)
ééééééééé
Reserved (DON = 0)
èèèèèèèèè
èèèèèèèèè
Illegal
On-Chip DARAM (B0)
(CNF = 1)
Reserved (CNF = 0)
SARAM
(See Table 1 for details.)
On-Chip ROM memory
Reserved or Illegal
0000
Hex
7FFF
8000
FFFF
FEFF
FF00
FDFF
005F
0060
007F
0080
0100
01FF
0200
02FF
0300
03FF
0400
04FF
0500
07FF
0800
6FFF
7000
7FFF
8000
FFFF
0FFF
1000
Reserved (PON = 0)
87FF
8800
Interrupt Vectors (0000
–
003Fh)
Reserved
(0040
–
0043h)
User code begins at 0044h
Reserved
7FC0
7FBF
Addresses 0040h
–
0043h in program memory are reserved for code security passwords.
When CNF = 1, addresses FE00h
–
FEFFh and FF00h
–
FFFFh are mapped to the same physical block (B0) in program-memory space. For
example, a write to FE00h has the same effect as a write to FF00h. For simplicity, addresses FE00h
–
FEFFh are referred to as reserved.
§
When CNF = 0, addresses 0100h
–
01FFh and 0200h
–
02FFh are mapped to the same physical block (B0) in data-memory space. For example,
a write to 0100h has the same effect as a write to 0200h. For simplicity, addresses 0100h
–
01FFh are referred to as reserved.
Addresses 0300h
–
03FFh and 0400h
–
04FFh are mapped to the same physical block (B1) in data-memory space. For example, a write to 0400h
has the same effect as a write to 0300h. For simplicity, addresses 0400h
–
04FFh are referred to as reserved.
Figure 5. TMS320LC2406A Memory Map