參數(shù)資料
型號： TMS320C209-57
元件分類： 數(shù)字信號處理
英文描述： Digital Signal Processor
中文描述： 數(shù)字信號處理器
文件頁數(shù)： 110/132頁
文件大小： 1707K
代理商： TMS320C209-57
SPRS145G
–
JULY 2000
–
REVISED FEBRUARY 2002
110
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
–
1443
operating characteristics over recommended operating condition ranges
PARAMETER
DESCRIPTION
MIN
TYP
10
MAX
15
UNIT
mA
VCCA = 3.3 V
ICCA
Analog supply current
VCCA = VREFHI = 3.3 V
PLL or OSC power
down
1
A
IADREFHI
VREFHI input current
0.75
1.5
mA
IADCIN
Analog input leakage
1
A
Cai
Analog input capacitance
Typical capacitive load on
Ty ical ca acitive load on
analog input pin
Non-sampling
10
pF
Sampling
30
td(PU)
Delay time, power-up to ADC valid
Time to stabilize analog stage after power-up
10
s
ZAI
Analog input source impedance
Analog input source impedance needed for
conversions to remain within specifications at min
tw(SH)
53
10
Zero-offset error
2
LSB
Absolute resolution = 3.22 mV. At VREFHI = 3.3 V and VREFLO = 0 V, this is one LSB. As VREFHI decreases, VREFLO increases, or both, the LSB
size decreases. Therefore, the absolute accuracy and differential/integral linearity errors in terms of LSBs increase.
E
DNL
and E
INL
for LF2407A/LF2406A/LF2403A/LF2402A
PARAMETER
DESCRIPTION
CLKOUT
MIN
MAX
UNIT
EDNL
Differential nonlinearity error
Difference between the actual step width
and the ideal value
30 MHz
2
LSB
EINL
Integral nonlinearity error
Maximum deviation from the best straight
line through the ADC transfer
characteristics, excluding the quantization
error
30 MHz
2
LSB
Test conditions: VREFHI = VCCA, VREFLO = VSSA
E
DNL
and E
INL
for LC2406A/LC2404A
PARAMETER
DESCRIPTION
CLKOUT
MIN
MAX
UNIT
EDNL
Differential nonlinearity error
Difference between the actual step width
and the ideal value
40 MHz
2
LSB
EINL
Integral nonlinearity error
Maximum deviation from the best straight
line through the ADC transfer
characteristics, excluding the quantization
error
40 MHz
2
LSB
Test conditions: VREFHI = VCCA, VREFLO = VSSA
E
DNL
and E
INL
for LC2402A
PARAMETER
DESCRIPTION
CLKOUT
30 MHz
MIN
MAX
UNIT
LSB
EDNL
Differentialnonlinearity error
Differential nonlinearity error
Difference between the actual step width
Difference between the actual ste width
and the ideal value
2
40 MHz
2
§
LSB
EINL
Integral nonlinearity error
Maximum deviation from the best straight
line through the ADC transfer
characteristics, excluding the quantization
error
30 MHz
2
LSB
40 MHz
2
§
LSB
Test conditions: VREFHI = VCCA, VREFLO = VSSA
§
At 40 MHz CLKOUT, an
“
acquisition time window
”
of 4 clock cycles must be used.
相關(guān)PDF資料
PDF描述
TMS320C209PN40 16-Bit Digital Signal Processor
TMS320C209PN57 16-Bit Digital Signal Processor
TMS320C209PNA57 16-Bit Digital Signal Processor
TMS320C31-40 Digital Signal Processor
TMS320C31-50 Digital Signal Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320C209PN40 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor
TMS320C209PN57 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 320C17 ALCATEL RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
TMS320C209PNA57 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor
TMS320C240 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLERS
TMS320C240PQ 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLERS
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*