- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3469 > TLV2262AID (Texas Instruments)IC OPAMP GP R-R 710KHZ 8SOIC PDF資料下載
參數(shù)資料
| 型號： | TLV2262AID |
| 廠商： | Texas Instruments |
| 文件頁數(shù)： | 33/64頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC OPAMP GP R-R 710KHZ 8SOIC |
| 標(biāo)準(zhǔn)包裝： | 75 |
| 系列： | LinCMOS™ |
| 放大器類型： | 通用 |
| 電路數(shù)： | 2 |
| 輸出類型： | 滿擺幅 |
| 轉(zhuǎn)換速率： | 0.55 V/µs |
| 增益帶寬積： | 710kHz |
| 電流 - 輸入偏壓： | 1pA |
| 電壓 - 輸入偏移： | 300µV |
| 電流 - 電源： | 400µA |
| 電流 - 輸出 / 通道： | 50mA |
| 電壓 - 電源，單路/雙路(±)： | 2.7 V ~ 8 V，±1.35 V ~ 4 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SOIC |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 871 (CN2011-ZH PDF) |
| 其它名稱： | 296-7443-5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
TLV226x, TLV226xA
Advanced LinCMOS RAILTORAIL
OPERATIONAL AMPLIFIERS
SLOS186C FEBRUARY 1997 REVISED AUGUST 2006
39
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
driving large capacitive loads
The TLV226x is designed to drive larger capacitive loads than most CMOS operational amplifiers. Figure 51
and Figure 52 illustrate its ability to drive loads greater than 400 pF while maintaining good gain and phase
margins (Rnull = 0).
A smaller series resistor (Rnull) at the output of the device (see Figure 61) improves the gain and phase margins
when driving large capacitive loads. Figure 51 and Figure 52 show the effects of adding series resistances of
10
, 20 , 50 , and 100 . The addition of this series resistor has two effects: the first is that it adds a zero
to the transfer function and the second is that it reduces the frequency of the pole associated with the output
load in the transfer function.
The zero introduced to the transfer function is equal to the series resistance times the load capacitance. To
calculate the improvement in phase margin, equation (1) can be used.
θ
m1 + tan
–1 2 ×π × UGBW × R
null ×
C
L
θ
m1 + improvement in phase margin
UGBW
+ unity-gain bandwidth frequency
R
null + output series resistance
C
L + load capacitance
(1)
Where :
The unity-gain bandwidth (UGBW) frequency decreases as the capacitive load increases (see Figure 53). To
use equation 1, UGBW must be approximated from Figure 53.
Using equation 1 alone overestimates the improvement in phase margin as illustrated in Figure 59. The
overestimation is caused by the decrease in the frequency of the pole associated with the load, providing
additional phase shift and reducing the overall improvement in phase margin. The pole associated with the load
is reduced by the factor calculated in equation 2.
F
+
1
) gm × R
null
F
+ factor reducing frequency of pole
gm + small-signal output transconductance (typically 4.83 × 10
–3 mhos)
R
null + output series resistance
(2)
Where :
For the TLV226x, the pole associated with the load is typically 7 MHz with 100-pF load capacitance. This value
varies inversely with CL: at CL = 10 pF, use 70 MHz, at CL = 1000 pF, use 700 kHz, and so on.
Reducing the pole associated with the load introduces phase shift, thereby reducing phase margin. This results
in an error in the increase in phase margin expected by considering the zero alone (equation 1). Equation 3
approximates the reduction in phase margin due to the movement of the pole associated with the load. The
result of this equation can be subtracted from the result of the equation 1 to better approximate the improvement
in phase margin.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SSW-128-02-S-S-RA | CONN RCPT .100" 28POS R/A SGL AU |
| SSW-135-02-S-S-RA | CONN RCPT .100" 35POS R/A SGL AU |
| SSW-129-02-S-S-RA | CONN RCPT .100" 29POS R/A SGL AU |
| PBC26DGAN | CONN HEADER .100 DUAL R/A 52POS |
| SSW-130-02-S-S-RA | CONN RCPT .100" 30POS R/A SGL AU |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV2262AIDG4 | 功能描述:運(yùn)算放大器 - 運(yùn)放 LiNCMOS R/R RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
| TLV2262AIDR | 功能描述:運(yùn)算放大器 - 運(yùn)放 Advanced LinCMOS Rail-To-Rail Dual RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
| TLV2262AIDRG4 | 功能描述:運(yùn)算放大器 - 運(yùn)放 Advanced LinCMOS Rail-To-Rail Dual RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
| TLV2262AIP | 功能描述:運(yùn)算放大器 - 運(yùn)放 LiNCMOS R/R RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
| TLV2262AIPE4 | 功能描述:運(yùn)算放大器 - 運(yùn)放 Advanced LinCMOS Rail-To-Rail Dual RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。