- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371183 > TDA9964HL (NXP SEMICONDUCTORS) 12-bit, 3.0 V, 30 Msps analog-to-digital interface for CCD cameras PDF資料下載
參數(shù)資料
| 型號(hào)： | TDA9964HL |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | ADC |
| 英文描述： | 12-bit, 3.0 V, 30 Msps analog-to-digital interface for CCD cameras |
| 中文描述： | 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
| 封裝： | 7 X 7 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-313-2, LQFP-48 |
| 文件頁(yè)數(shù)： | 7/24頁(yè) |
| 文件大?。?/td> | 109K |
| 代理商： | TDA9964HL |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
2000 May 02
7
Philips Semiconductors
Objective specification
12-bit, 3.0 V, 30 Msps analog-to-digital
interface for CCD cameras
TDA9964
Digital inputs
P
INS
: SHP, SHD
AND
CLK (
REFERENCED TO
DGND)
V
IL
V
IH
I
i
Z
i
C
i
P
INS
: CLPDM, CLPOB, SEN, SCLK, SDATA, STBY, OE, BLK, VSYNC
LOW-level input voltage
HIGH-level input voltage
input current
input impedance
input capacitance
0
2.2
3
50
0.6
5.5
+3
2
V
V
μ
A
k
pF
0
≤
V
i
≤
5.5 V
f
CLK
= 30 MHz
f
CLK
= 30 MHz
V
IL
V
IH
I
i
Clamps
LOW-level input voltage
HIGH-level input voltage
input current
0
2.2
2
0.6
5.5
+2
V
V
μ
A
0
≤
V
i
≤
5.5 V
G
LOBAL CHARACTERISTICS OF THE CLAMP LOOPS
t
W(clamp)
clamp active pulse width in
number of pixels
PGA code = 255 for
maximum 4 LSB error
12
pixels
I
(
DRIVEN BY
CLPDM)
g
m(CDS)
CDS input clamp
transconductance
20
mS
Correlated Double Sampling (CDS)
V
i(CDS)(p-p)
maximum peak-to-peak CDS
input amplitude (video signal)
V
CC
= 2.85 V
V
CC
≥
3.0 V
650
800
500
mV
mV
mV
V
reset(max)
maximum CDS input reset
pulse amplitude
input current into pin IN
input capacitance
CDS control pulses minimum
active time
I
i(IN)
C
i
t
CDS(min)
at floating gate level
tbf
2
8
tbf
μ
A
pF
ns
V
i(CDS)(p-p)
= 800 mV
black to white transition in
1 pixel with 99% V
i
recovery
V
CCA
= V
CCD
= 3.0 V;
T
amb
= 25
°
C;
see Figs 3 and 4
V
CCA
= V
CCD
= 3.0 V;
T
amb
= 25
°
C;
see Figs 3 and 4
t
h(IN;SHP)
CDS input hold time (pin IN)
compared to control pulse
SHP
CDS input hold time (pin IN)
compared to control pulse
SHD
1
2
ns
t
h(IN;SHD)
1
2
ns
Amplifier
DR
PGA
G
PGA
Analog-to-Digital Converter (ADC)
PGA dynamic range
PGA gain step
0.08
24
0.10
0.12
dB
dB
DNL
differential non linearity
f
pix
= 30 MHz; ramp input
±
0.5
±
0.9
LSB
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TDA9965A | 12-bit, 5.0 V, 40 Msps analog-to-digital interface for CCD cameras |
| TDA9965AHL | 12-bit, 5.0 V, 40 Msps analog-to-digital interface for CCD cameras |
| TDD1742T | CMOS FREQUENCY SYNTHESIZER |
| TDF5140 | Brushless DC motor drive circuit |
| TDF5140A | Brushless DC motor drive circuit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TDA9965 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:12-bit, 5.0 V, 30 Msps analog-to-digital interface for CCD cameras |
| TDA9965A | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:12-bit, 5.0 V, 40 Msps analog-to-digital interface for CCD cameras |
| TDA9965AHL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:12-bit, 5.0 V, 40 Msps analog-to-digital interface for CCD cameras |
| TDA9965AHL/C3,118 | 功能描述:CCD CAMERA INTERFACE 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| TDA9965AHL/C3,151 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12B 5V 40MSPS ANALOG TO-DIGITAL INTERFACE RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。