- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373577 > TC55V8512JI-12 (Toshiba Corporation) TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS PDF資料下載
參數(shù)資料
| 型號： | TC55V8512JI-12 |
| 廠商： | Toshiba Corporation |
| 英文描述： | TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS |
| 中文描述： | 東芝馬鞍山數(shù)字集成電路硅柵CMOS |
| 文件頁數(shù)： | 1/10頁 |
| 文件大?。?/td> | 169K |
| 代理商： | TC55V8512JI-12 |
TC55V8512J/FT-12,-15
2001-12-19 1/10
Single power supply voltage of 3.3 V
±
0.3 V
Fully static operation
All inputs and outputs are LVTTL compatible
Output buffer control using OE
Package:
SOJ36-P-400-1.27 (J)
TSOP II44-P-400-0.80 (FT)
(Weight: 1.35 g typ)
(Weight: 0.45 g typ)
524,288-WORD BY 8-BIT CMOS STATIC RAM
DESCRIPTION
TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS
The TC55V8512J/FT is a 4,194,304-bit high-speed static random access memory (SRAM) organized as 524,288
words by 8 bits. Fabricated using CMOS technology and advanced circuit techniques to provide high speed, it
operates from a single 3.3 V power supply. Chip enable (CE) can be used to place the device in a low-power mode,
and output enable (OE ) provides fast memory access. This device is well suited to cache memory applications
where high-speed access and high-speed storage are required. All inputs and outputs are directly LVTTL
compatible. The TC55V8512J/FT is available in plastic 36-pin SOJ and 44-pin TSOP with 400mil width for high
density surface assembly.
FEATURES
Fast access time (the following are maximum values)
TC55V8512J/FT-12:12 ns
TC55V8512J/FT-15:15 ns
Low-power dissipation
(the following are maximum values)
Cycle Time
12
15
20
25
ns
Operation (max) 170 140
130
110
mA
Standby:4 mA (both devices)
PIN ASSIGNMENT
(TOP VIEW)
PIN NAMES
36 PIN SOJ
44 PIN TSOP
A0 to A18
Address Inputs
I/O1 to I/O8
Data Inputs/Outputs
CE
Chip Enable Input
WE
Write Enable Input
OE
Output Enable Input
V
DD
Power (
+
3.3 V)
GND
Ground
NC
No Connection
NU
Not Usable (Input)
(TC55V8512J)
(TC55V8512FT)
A17
A3
A2
A1
A0
CE
I/O1
I/O2
V
GND
I/O3
I/O4
WE
A16
A15
A14
A13
A18
NC
A4
A5
A6
A7
I/O7
GND
V
I/O6
I/O5
A8
A9
A10
A11
A12
NU
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
OE
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
NC
NC
A17
A3
A2
A1
A0
CE
I/O1
I/O2
V
GND
I/O3
I/O4
WE
A16
A15
A14
A13
A18
NC
NC
NC
NC
NC
A4
A5
A6
A7
I/O7
GND
V
I/O6
I/O5
A8
A9
A10
A11
A12
NU
NC
NC
I/O8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TC55V8512JI-15 | TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS |
| TC55VBM316AFTN | TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS |
| TC55VBM316AFTN40 | TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS |
| TC55VBM316AFTN55 | TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS |
| TC55VBM316ASTN40 | TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TC55V8512JI15 | 制造商:TOSHIBA 功能描述:* |
| TC55V8512JI-15 | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS |
| TC55VBM316AFTN | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS |
| TC55VBM316AFTN40 | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS |
| TC55VBM316AFTN55 | 功能描述:IC SRAM 8MBIT 55NS 48TSOP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:150 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-VFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-DFN（2x3） 包裝:管件 產(chǎn)品目錄頁面:1445 (CN2011-ZH PDF) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。