- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98165 > TAS5719PHP (TEXAS INSTRUMENTS INC) 15 W, 2 CHANNEL, AUDIO AMPLIFIER, PQFP48 PDF資料下載
參數(shù)資料
| 型號(hào)： | TAS5719PHP |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 音頻／視頻放大 |
| 英文描述： | 15 W, 2 CHANNEL, AUDIO AMPLIFIER, PQFP48 |
| 封裝： | 7 X 7 MM, GREEN, PLASTIC, HTQFP-48 |
| 文件頁數(shù)： | 14/67頁 |
| 文件大小： | 1043K |
| 代理商： | TAS5719PHP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
SLOS655A
– NOVEMBER 2010 – REVISED FEBRUARY 2011
Undervoltage Protection (UVP) and Power-On Reset (POR)
The UVP and POR circuits of the TAS5717/9 fully protect the device in any power-up/down and brownout
situation. While powering up, the POR circuit resets the overload circuit (OLP) and ensures that all circuits are
fully operational when the PVDD and AVDD supply voltages reach 4.5 V and 2.7 V, respectively. Although PVDD
and AVDD are independently monitored, a supply voltage drop below the UVP threshold on AVDD or on either
PVDD pin results in all half-bridge outputs immediately being set in the high-impedance (Hi-Z) state and FAULT
being asserted low.
CLOCK, AUTO DETECTION, AND PLL
The TAS5717/9 is a slave device. It accepts MCLK, SCLK, and LRCLK. The digital audio processor (DAP)
supports all the sample rates and MCLK rates that are defined in the clock control register
.
The TAS5717/9 checks to verify that SCLK is a specific value of 32 fS, 48 fS, or 64 fS. The DAP only supports a 1
× fS LRCLK. The timing relationship of these clocks to SDIN is shown in subsequent sections. The clock section
uses MCLK or the internal oscillator clock (when MCLK is unstable, out of range, or absent) to produce the
internal clock (DCLK) running at 512 times the PWM switching frequency.
The DAP can autodetect and set the internal clock-control logic to the appropriate settings for all supported clock
rates as defined in the clock control register.
TAS5717/9 has robust clock error handling that uses the bulit-in trimmed oscillator clock to quickly detect
changes/errors. Once the system detects a clock change/error, it mutes the audio (through a single-step mute)
and then forces PLL to limp using the internal oscillator as a reference clock. Once the clocks are stable, the
system autodetects the new rate and reverts to normal operation. During this process, the default volume is
restored in a single step (also called hard unmute). The ramp process can be programmed to ramp back slowly
(also called soft unmute) as defined in volume register (0x0E).
SERIAL DATA INTERFACE
Serial data is input on SDIN. The PWM outputs are derived from SDIN. The TAS5717/9 DAP accepts serial data
in 16-, 20-, or 24-bit left-justified, right-justified, or I2S serial data format.
PWM Section
The TAS5717/9 DAP device uses noise-shaping and sophisticated nonlinear correction algorithms to achieve
high power efficiency and high-performance digital audio reproduction. The DAP uses a fourth-order noise
shaper to increase dynamic range and SNR in the audio band. The PWM section accepts 24-bit PCM data from
the DAP and outputs two BTL PWM audio output channels.
The PWM section has individual-channel dc-blocking filters that can be enabled and disabled. The filter cutoff
frequency is less than 1 Hz. Individual-channel de-emphasis filters for 44.1- and 48-kHz are included and can be
enabled and disabled.
Finally, the PWM section has an adjustable maximum modulation limit of 93.8% to 99.2%.
For detailed description of using audio processing features like DRC and EQ, see the User's Guide and
TAS570X GDE software development tool documentation. Also see the GDE software development tool for the
device data path.
I
2C COMPATIBLE SERIAL CONTROL INTERFACE
The TAS5717/9 DAP has an I2C serial control slave interface to receive commands from a system controller. The
serial control interface supports both normal-speed (100-kHz) and high-speed (400-kHz) operations without wait
states. As an added feature, this interface operates even if MCLK is absent.
The serial control interface supports both single-byte and multiple-byte read and write operations for status
registers and the general control registers associated with the PWM.
2010–2011, Texas Instruments Incorporated
21
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TB1212N | SPECIALTY CONSUMER CIRCUIT, PDIP64 |
| TB1212F | SPECIALTY CONSUMER CIRCUIT, PQFP80 |
| TB1226DNG | SPECIALTY CONSUMER CIRCUIT, PDIP56 |
| TB1226DN | SPECIALTY CONSUMER CIRCUIT, PDIP56 |
| TB1227BN | SPECIALTY CONSUMER CIRCUIT, PDIP56 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TAS5719PHPR | 功能描述:音頻放大器 Dig In stereo amp RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel |
| TAS5720LRSMT | 功能描述:Amplifier IC 1-Channel (Mono) Class D 32-VQFN (4x4) 制造商:texas instruments 系列:- 包裝:剪切帶（CT） 零件狀態(tài):有效 類型:D 類 輸出類型:1-通道（單聲道） 不同負(fù)載時(shí)的最大輸出功率 x 通道數(shù):20W x 1 @ 4 歐姆 電壓 - 電源:4.5 V ~ 16.5 V 特性:消除爆音，短路和熱保護(hù) 安裝類型:表面貼裝 工作溫度:-25°C ~ 85°C（TA） 供應(yīng)商器件封裝:32-VQFN（4x4） 封裝/外殼:32-VFQFN 裸露焊盤 標(biāo)準(zhǔn)包裝:1 |
| TAS5720MEVM | 功能描述:TAS5720M - 1-Channel (Mono) Output Class D Audio Amplifier Evaluation Board 制造商:texas instruments 系列:- 零件狀態(tài):有效 放大器類型:D 類 輸出類型:1-通道（單聲道） 不同負(fù)載時(shí)的最大輸出功率 x 通道數(shù):15W x 1 @ 4 歐姆 電壓 - 電源:4.5 V ~ 26.4 V 板類型:完全填充 使用的 IC/零件:TAS5720M 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
| TAS5720MRSMT | 功能描述:Amplifier IC 1-Channel (Mono) Class D 32-VQFN (4x4) 制造商:texas instruments 系列:- 包裝:剪切帶（CT） 零件狀態(tài):有效 類型:D 類 輸出類型:1-通道（單聲道） 不同負(fù)載時(shí)的最大輸出功率 x 通道數(shù):20W x 1 @ 4 歐姆 電壓 - 電源:4.5 V ~ 26.4 V 特性:消除爆音，短路和熱保護(hù) 安裝類型:表面貼裝 工作溫度:-25°C ~ 85°C（TA） 供應(yīng)商器件封裝:32-VQFN（4x4） 封裝/外殼:32-VFQFN 裸露焊盤 標(biāo)準(zhǔn)包裝:1 |
| TAS5721 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Audio Power Amplifier with EQ, DRC, 2.1 Support, and Headphone/Line Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。