![](http://datasheet.mmic.net.cn/90000/MC80C32E-12-883-D_datasheet_2371307/MC80C32E-12-883-D_159.png)
159
8272E–AVR–04/2013
ATmega164A/PA/324A/PA/644A/PA/1284/P
Note:
1. A special case occurs when OCR2B equals TOP and COM2B1 is set. In this case, the Com-
Table 17-7 shows the COM2B1:0 bit functionality when the WGM22:0 bits are set to phase cor-
rect PWM mode.
Note:
1. A special case occurs when OCR2B equals TOP and COM2B1 is set. In this case, the Com-
Bits 3:2 – Reserved
These bits are reserved and will always read as zero.
Bits 1:0 – WGM21:0: Waveform Generation Mode
Combined with the WGM22 bit found in the TCCR2B Register, these bits control the counting
sequence of the counter, the source for maximum (TOP) counter value, and what type of wave-
form generation to be used, see
Table 17-8. Modes of operation supported by the Timer/Counter
unit are: Normal mode (counter), Clear Timer on Compare Match (CTC) mode, and two types of
Notes:
1. MAX= 0xFF
2. BOTTOM= 0x00
Table 17-7.
Compare Output mode, phase correct PWM mode
(1).COM2B1
COM2B0
Description
0
Normal port operation, OC2B disconnected.
01
Reserved
10
Clear OC2B on Compare Match when up-counting. Set OC2B on
Compare Match when down-counting.
11
Set OC2B on Compare Match when up-counting. Clear OC2B on
Compare Match when down-counting.
Table 17-8.
Waveform Generation mode bit description.
Mode
WGM2
WGM1
WGM0
Timer/Counter
Mode of
Operation
TOP
Update of
OCRx at
TOV Flag
Set on
0
Normal
0xFF
Immediate
MAX
10
0
1
PWM, Phase
Correct
0xFF
TOP
BOTTOM
2
0
1
0
CTC
OCRA
Immediate
MAX
3
0
1
Fast PWM
0xFF
BOTTOM
MAX
4
1
0
Reserved
–
51
0
1
PWM, Phase
Correct
OCRA
TOP
BOTTOM
6
1
0
Reserved
–
7
1
Fast PWM
OCRA
BOTTOM
TOP