- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373531 > T7906EDD-E (ATMEL CORP) Single Point to Point IEEE 1355 High Speed Controller PDF資料下載
參數(shù)資料
| 型號： | T7906EDD-E |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Single Point to Point IEEE 1355 High Speed Controller |
| 中文描述： | 3 CHANNEL(S), 200M bps, SERIAL COMM CONTROLLER, UUC |
| 封裝： | DIE |
| 文件頁數(shù)： | 5/42頁 |
| 文件大小： | 339K |
| 代理商： | T7906EDD-E |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
5
T7906E
Rev. A
–
27-Aug.-01
Block Diagram
Memory Interface
The RAM interface provides a 16-bit data bus and 16-bit address bus. Four chip select
lines allow to address four different memory partitions (banks). This partitioning into dif-
ferent banks is done using 4 internal address boundary registers. These are 8 bit wide
and provide a minimum page size of 1024 words. The memory interface can be pro-
grammed to use 0 to 7 wait states.
GPIO Interface
The general purpose I/O (GPIO Interface) provides up to 24 bidirectional signal lines.
The direction (input or output) of each GPIO line can be set individually via register.
Data to/from the GPIO lines is written/read via the GPIO data register. The GPIO pro-
vides 8 dedicated I/O lines, the remaining 16 lines of the port are shared with the ADC
address and host data bus. These GPIO lines are available when the corresponding unit
(e.g. the host data bus) of the T7906Eis not being used (disabled).
UART interface
Two independent UARTs are included in the T7906E as well. One UART uses dedi-
cated I/O lines whereas the second UART is sharing its pins with the GPIO port. The
transmit rate of the UARTs in bps can be programmed via a 12-bit wide register with a
maximum bit rate of about 780 kbit/s. The UARTs can optionally use hardware hand-
shake (rts/cts).
Host Interface
Although the T7906E is primarily designed to be remotely controlled, it can nevertheless
be programmed and controlled by a local host if required. For that purpose a host inter-
face provides 8 multiplexed data and address lines.
Timers / Event Counter
Two 32-bit on-chip timers are available on the T7906E. Each timer provides a 32 bit
counter and a 32 bit reload register. The two timers can be operated independently or
JTAG
UART
GPIO
Link
Interface
Host
Interface
util.
system
Internal
Controller
Timer
C
D
I/F
ADC
DAC
I/F
RAM
I/F
FIFO
I/F
Internal
bus
control
& data control
address/command
bus
Internal control
data bus
transmit/receive
28
16
2
2
12
4
8
5
2
2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T7906EDDMQ | Single Point to Point IEEE 1355 High Speed Controller |
| T7906EDDSV | Single Point to Point IEEE 1355 High Speed Controller |
| T7906EKT | Single Point to Point IEEE 1355 High Speed Controller |
| T7906EKT-E | Single Point to Point IEEE 1355 High Speed Controller |
| T7906EKTMQ | Single Point to Point IEEE 1355 High Speed Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T7906EDDMQ | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Single Point to Point IEEE 1355 High Speed Controller |
| T7906EDDSV | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Single Point to Point IEEE 1355 High Speed Controller |
| T7906EKST/883 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Single Point to Point IEEE 1355 High Speed Controller |
| T7906EKT | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Single Point to Point IEEE 1355 High Speed Controller |
| T7906EKT/883 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Single Point to Point IEEE 1355 High Speed Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。