參數(shù)資料
型號： T2316160A-60
廠商： TM Technology, Inc.
英文描述： SPST, Low Profile DIP Switches
中文描述： 1024K × 16動態(tài)RAM快速頁面模式
文件頁數(shù)： 6/13頁
文件大小： 139K
代理商： T2316160A-60
TE
CH
tm
Notes:
1. An initial pause of 200us is required after
power-up followed by eight RAS refresh
cycles ( RAS only or CBR) before proper
device operation is assured. The eight RAS
cycle wake-ups should be repeated any time
the tREF refresh requirement is exceeded.
2. VIH(2.4V) and VIL(0.8V) are reference levels
for measuring timing of input signals.
Transition times are measured between
VIH(2.4V) and VIL(0.8V).
3. In addition to meet the transition rate
specification, all input signals must transit
between VIH and VIL in a monotonic manner.
4. Assume that tRCD < tRCD(max). If tRCD is
greater than the maximum recommended value
shown in this table, tRAC will increase by the
amount that tRCD exceeds the value shown.
5. Assume that tRCD
≥
tRCD(max) .
6. Enables on-chip refresh and address counters.
T2316160A
Taiwan Memory Technology, Inc. reserves the right
P. 6
to change products or specifications without notice.
Publication Date: APR. 2002
Revision:A
7. Operation within the tRCD(max) limit ensures
that tRAC(max) can be met. tRCD(max) is
specified as a reference point only; if tRCD is
greater than the specified tRCD(max) limit,
access time is controlled by tCAC.
8. Operation within the tRAD limit ensures that
tRAC(max) can be met. tRAD(max) is
specified as a reference point only; if tRAD is
greater than the specified tRAD(max) limit,
access time is controlled by tAA.
9. Either tRCH or tRRH must be satisfied for a
READ cycle.
10. tOFF1(max) defines the time at which the
output achieves the open circuit condition; it is
not a reference to VOH or VOL.
11. tWCS, tRWD, tAWD and tCWD are
restrictive operating parameters in LATE
WRITE and READ-MODIFY-WRITE cycles
only. If tWCS
≥
tWCS(min), the cycle is an
EARLY WRITE cycle and the data output will
remain an open circuit throughout the entire
cycle. If tRWD
≥
tRWD(min), tAWD
≥
tAWD(min) and tCWD
≥
tCWD(min), the
cycle is READ-WRITE and the data output
will contain data read from the selected cell. If
neither of the above conditions is met, the state
of I/O (at access time and until CAS and
RAS or OE go back to VIH) is indeterminate.
OE held high and WE taken low after CAS
goes low result in a LATE WRITE ( OE -
controlled) cycle.
12. These parameters are referenced to CAS
leading edge in EARLY WRITE cycles and
WE leading edge in LATE WRITE or READ-
MODIFY-WRITE cycles.
13. During a READ cycle, if OE is low then
taken HIGH before CAS goes high, I/O goes
open, if OE is tied permanently low, a LATE
WRITE
or
READ-MODIFY-WRITE
operation is not possible.
14. WRITE command is defined as WE going
low.
15. LATE WRITE and READ-MODIFY-WRITE
cycles must have both tOFF2 and tOEH met
( OE high during WRITE cycle) in order to
ensure that the output buffers will be open
during the WRITE cycles.
16. The I/Os open during READ cycles once
tOFF1 or tOFF2 occur.
相關(guān)PDF資料
PDF描述
T2316162A 1024K x 16 DYNAMIC RAM EDO PAGE MODE
T2316162A-45 SPST, Low Profile DIP Switches
T2316162A-50 SPST, Low Profile DIP Switches
T2316162A-60 1024K x 16 DYNAMIC RAM EDO PAGE MODE
T2316407A-10 Circular Connector; MIL SPEC:MIL-C-26482, Series I, Solder; Body Material:Aluminum; Series:PT08; Number of Contacts:26; Connector Shell Size:16; Connecting Termination:Solder; Circular Shell Style:Right Angle Plug
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T2316162A 制造商:TMT 制造商全稱:TMT 功能描述:1024K x 16 DYNAMIC RAM EDO PAGE MODE
T2316162A-45 制造商:TMT 制造商全稱:TMT 功能描述:1024K x 16 DYNAMIC RAM EDO PAGE MODE
T2316162A-50 制造商:TMT 制造商全稱:TMT 功能描述:1024K x 16 DYNAMIC RAM EDO PAGE MODE
T2316162A-60 制造商:TMT 制造商全稱:TMT 功能描述:1024K x 16 DYNAMIC RAM EDO PAGE MODE
T2316405A 制造商:TMT 制造商全稱:TMT 功能描述:4M x 4 DYNAMIC RAM EDO PAGE MODE
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*