- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3761 > SY87721LHG (Micrel Inc)IC CLOCK/DATA RECOVERY 64-TQFP PDF資料下載
參數(shù)資料
| 型號： | SY87721LHG |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 14/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK/DATA RECOVERY 64-TQFP |
| 標準包裝： | 160 |
| 系列： | AnyRate® |
| 類型： | 時鐘和數(shù)據(jù)恢復（CDR），多路復用器 |
| PLL： | 是 |
| 主要目的： | 以太網(wǎng)，SONET/SDH，ATM 應用 |
| 輸入： | PECL |
| 輸出： | CML，PECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:6 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 2.7GHz |
| 電源電壓： | 3.15 V ~ 3.45 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-TQFP 裸露焊盤 |
| 供應商設備封裝： | 64-EP-TQFP |
| 包裝： | 托盤 |
SY87721L
7
Micrel, Inc.
M9999-012508
hbwhelp@micrel.com or (408) 955-1690
DESCRIPTION
General
The SY87721L is a complete clock and data recovery
circuit, capable of handling NRZ data rates from 28MHz
through to 2.7GHz. A reference PLL is used as a frequency
synthesizer, both to multiply a reference clock to the desired
transmit rate, and to train the recovery PLL in preparation
for actual data recovery.
Link Fault Algorithm
The SY87721L includes a Link Fault Detection circuit.
This circuit provides the following functions: Under Loss-of-
Lock (LOL) conditions, which can occur when the Carrier
Detect (CD) input is active HIGH, the output of the RCLK
approximates the output of the TCLK, within a lock range
as specified by the state of ALRSEL.
Under Loss-of-Signal (LOS) conditions, enabled by driving
the Carrier Detect (CD) input to inactive logic LOW, the
output of the RCLK becomes an exact copy of the TCLK
output. This is the result of forcing the recovery PLL to lock
to the synthesized reference.
Under LOL and LOS conditions, the LFIN output is an
inactive logic LOW.
SY87721L follows a prescribed procedure, to acquire and
recover the clock of the incoming data stream. This
procedure is triggered either by a falling edge on CD, or by
the recovered clock PLL indicating a frequency error,
compared to the synthesized reference, of greater than
500ppm or 4,500ppm, as selected by ALRSEL. With the
CD input set active HIGH, the algorithm begins by phase
and frequency training the recovery PLL to the synthesized
reference. Once the recovery PLL is within the specified
lock range, determined by the state of ALRSEL, the
SY87721L will switch from a phase-frequency comparison
with the synthesized reference, to a phase-only comparison
with the incoming data stream. When the recovery PLL is
locked to this incoming data stream (that is, after phase
step recovery), then data recovery may proceed and LFIN
asserts. Once locked and accepting data, the LFIN signal
may de-assert should the data input frequency deviate too
far from the synthesized reference frequency.
VCO Selection
SY87721L sports four complete VCO circuits. Depending
on the application and the frequency range, any one of
these four perform data recovery.
As indicated by the VCO selection table, there are three
general purpose VCOs each covering one of three frequency
ranges. However, to extend the range of the device, the
output of the VCO may be divided down.
In the case of the two highest frequency general purpose
VCOs (VCOSEL = 1, 0 or 0,1 ), this divisor is always set to
1. For the lowest frequency VCO, the FREQSEL pins select
which divisor, and hence, which range of frequencies the
VCO will work over.
In addition, for SONET/SDH applications, there is a
narrow band, extremely low jitter PLL. It also uses the
FREQSEL divisor to choose the correct SONET/SDH
frequency.
The valid modes of operation are shown in Table 3.
Notes:
1. REFCLK multiplier of 1 or 2 is not allowed in this range.
2. REFCLK multiplier of 1 is not allowed in this range.
3. Combinations of VCOSEL and FREQSEL other then those in this table result in undefined behavior, and should not be used.
VCOSEL1
VCOSEL2
FREQSEL1
FREQSEL2
FREQSEL3
Range (MHz)
00000
2488 (OC48)–2700
00001
1244-1350
00010
622 (OC12)–675
00100
311–337
00110
155 (OC3)–168
01000
1800–2700
10000
1250–1800
11000
650–1300(1)
11001
325–650(2)
11010
163–325
11011
109–216
11100
82–162
11101
55–108
11110
41–81
11111
28–54
Table 3 (3). Frequency Range Selection Truth Table
相關PDF資料 |
PDF描述 |
|---|---|
| MAX3082CPA | IC TXRX RS485/RS422 10MBPS 8-DIP |
| MAX3221CAE | IC TXRX RS232 120KBPS SD 16-SSOP |
| SY87701LHI | IC CLOCK/DATA RECOVERY 32-TQFP |
| MAX1406CPE | IC TXRX RS232 230KBPS 16-DIP |
| MAX487EESA | IC TXRX RS485/RS422 LOWPWR 8SOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SY87721LHGTR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V 28Mbps-2.7Gbps ANYRATE CLOCK AND DATA RECOVERY WITH INTEGRATED CLOCK MULTIPLIER UNIT |
| SY87721LHI | 功能描述:IC CLOCK/DATA RECOVERY 64-TQFP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:AnyRate® 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| SY87721LHITR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:CLOCK AND DATA RECOVERY WITH INTEGRATED CLOCK MULTIPLIER UNIT |
| SY87721LHY | 功能描述:計時器和支持產(chǎn)品 3.2V Any-Rate CDR 28 Mbps-2.7 Gbps (I Temp, Lead Free/64 TQFP) RoHS:否 制造商:Micrel 類型:Standard 封裝 / 箱體:SOT-23 內(nèi)部定時器數(shù)量:1 電源電壓-最大:18 V 電源電壓-最小:2.7 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
| SY87721LHY TR | 功能描述:計時器和支持產(chǎn)品 3.2V Any-Rate CDR 28 Mbps-2.7 Gbps (I Temp, Lead Free/64 TQFP) RoHS:否 制造商:Micrel 類型:Standard 封裝 / 箱體:SOT-23 內(nèi)部定時器數(shù)量:1 電源電壓-最大:18 V 電源電壓-最小:2.7 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。