參數(shù)資料
型號: SX28AC
廠商: Electronic Theatre Controls, Inc.
英文描述: Configurable Communications Controllers with EE/Flash Program Memory, In-System Programming Capability and On-Chip Debug
中文描述: 配置通信控制器與電子工程/閃存程序存儲器,在系統(tǒng)編程能力和片上調試
文件頁數(shù): 27/52頁
文件大小: 688K
代理商: SX28AC
2000 Scenix Semiconductor, Inc. All rights reserved.
- 27 -
www.scenix.com
SX18AC/SX20AC/SX28AC/SX18AC75/SX20AC75/SX28AC75
12.0
Power-On-Reset, Brown-Out reset, watchdog reset, or
external reset initializes the device. Each one of these
reset conditions causes the program counter to branch to
the top of the program memory. For example, on the
device with 2048K words of program memory, the pro-
gram counter is initialized to 07FF.
The device incorporates an on-chip Power-On Reset
(POR) circuit that generates an internal reset as V
dd
rises
during power-up. Figure 12-1 is a block diagram of the
circuit. The circuit contains an 10-bit Delay Reset Timer
(DRT) and a reset latch. The DRT controls the reset time-
out delay. The reset latch controls the internal reset sig-
nal. Upon power-up, the reset latch is set (device held in
reset), and the DRT starts counting once it detects a valid
logic high signal at the MCLR pin. Once DRT reaches the
end of the timeout period (typically 72 msec), the reset
latch is cleared, releasing the device from reset state.
RESET
Figure 12-2 shows a power-up sequence where MCLR is
not tied to the V
dd
pin and V
dd
signal is allowed to rise
and stabilize before MCLR pin is brought high. The
device will actually come out of reset T
drt
msec after
MCLR goes high.
The brown-out circuitry resets the chip when device
power (V
dd
) dips below its minimum allowed value, but
not to zero, and then recovers to the normal value.
.
Note:Ripple counter is 10 bits for Power on Reset (POR)
only.
Figure 12-1. Block Diagram of On-Chip Reset Circuit
POR
BROWN-OUT
MIWU
MCLR/Vpp pin
wdt_time_out
10-Bit Asynch
Ripple
Counter
(DRT Start-Up
Timer)
V
dd
rc_clk
drt_time
_out
S
R
Q
QN
RESET
POR
enable
Figure 12-2. Time-Out Sequence on Power-Up
(MCLR not tied to V
dd
)
V
dd
MCLR
POR
drt_time_out
RESET
Tdrt
相關PDF資料
PDF描述
SX18AC75 Configurable Communications Controllers with EE/Flash Program Memory, In-System Programming Capability and On-Chip Debug
SX48BD Configurable Communications Controllers with EE/Flash Program Memory, In-System Programming Capability, and On-Chip Debug
SX52BD Configurable Communications Controllers with EE/Flash Program Memory, In-System Programming Capability, and On-Chip Debug
SX493 Photomicrosensor
SX52 13.2MM SINGLE DIGIT NUMERIC DISPLAYS
相關代理商/技術參數(shù)
參數(shù)描述
SX28AC/DP 功能描述:8位微控制器 -MCU 75MHz 2K Flash 20I/O 28P DIP RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
SX28AC/DP-G 功能描述:8位微控制器 -MCU RISC 75MHz Intern. Oscl. 136kB RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
SX28AC/SO 功能描述:8位微控制器 -MCU SO-28 8-BIT MICRO RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
SX28AC/SS 功能描述:8位微控制器 -MCU 75MHz 2k Flash 20I/O 28 pin RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
SX28AC/SS-G 功能描述:8位微控制器 -MCU RISC 75MHz 20I/O Inter. Oscl. 136kB RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT