- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381127 > STV5345 (意法半導(dǎo)體) TELETEXT DECODER WITH 8 INTEGRATED PAGES PDF資料下載
參數(shù)資料
| 型號： | STV5345 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | TELETEXT DECODER WITH 8 INTEGRATED PAGES |
| 中文描述： | 圖文電視解碼器，集成8頁 |
| 文件頁數(shù)： | 16/25頁 |
| 文件大?。?/td> | 579K |
| 代理商： | STV5345 |
REGISTER FUNCTIONS
Register
Function
Bit(s)
Description
R0
Address
00H
R11adressing
and pin functions
control
SEL 11B (D0)
TC (D1)
EVEN OFF (D2)
Selection of register 11B (D0 = 1) or 11A(D0 = 0)
Testbit, must be cleared in the normal working mode
Control of ODD/EVEN pin : EVEN signaloutput (D2 = 0) or
grounded (D2 = 1)
R1
Address
01H
Operating mode
controls
T1
0
0
1
1
TCS ON (D2)
T0
0
1
0
1
312/313 line MIX - mode with interlace
312/313 line TEXT - mode without interlace
312/312 line Terminalmode without interlace
External synchronization TCS/SCS is an input
D2 = 1, TCS output on Pin TCS/SCS
D2 = 0, SCS input on Pin TCS/SCS
Selection of field flyback mode orfull channelmode
(D3 = 1)
Selection of ghost row mode (D4 = 1)
DEW / FULLFIELD
(D3)
GHOST ROW
ENABLE (D4)
ACQUISITION
ON / OFF (D5)
7 bits + parity or 8
bits without parity (D6)
TA(D7)
SC0, SC1, SC2
(D0, D1, D2)
TB (D3)
A0, A1 (D4, D5)
Control of acquisition operation (D5 = 0 enables acquisition)
Selection of received data format either 7 bits with parity
(D6 = 0) or 8 bits without parity (D6 = 1).
Testbit, must be cleared in the normal working mode
Address the first column of the on chip page request RAM
to be written.
Testbit, must be cleared in the normal working mode.
Address a group of four consecutive pages currently used
for data acquisition;
Address of one of the two groups of four pages for
acquisition in normal mode.
Block select: D7 = 0 internal memory, D7 = 1 external
memory
Written data in the page request RAM, starting with the
columns addressed by SC0,SC1,SC2.
R2
Address
02H
Addressing
information for
a page request
A2 (D6)
A3 (D7)
R3
Address
03H
R4
Address
04H
Data relative to
the requested
page (see Table3)
Selection of one
of 16 pages to
display
PRD0 - PRD4
(D0 - D4)
A0, ... A3
(D0, ... D3)
These 4 bits correspond to the logical states of the 4
address lines (A10, ... A13) during memory read cycles.
R5
Address
05H
Display control for
normal operation
PON (D0, D1)
TEXT (D2, D3)
COR (D4, D5)
BKGND (D6, D7)
IN / OUT
See R5
Picture on (IN: D0, OUT: D1)
Texton (IN: D2, OUT:D3)
Contrast reduction on (IN: D4, OUT:D5)
Background colour on (IN: D6, OUT:D7)
Enable inside/outside the box
See R5
R6
Address
06H
Display control for
news-flash
subtitle generation
R7
Address
07H
Display mode
BOX ON 0, 1-23,24
(D0, D1, D2)
TOP/BOTTOM
Single/Double Height
(D4/D3)
Conceal/Reveal (D5)
Cursor ON/OFF (D6)
STATUS ROW
BTM / TOP (D7)
The ”boxing” function is enabled on row 0,1-23 and 24 by
D0, D1 and D2 set to one.
X0 = Normal
01 = double height Rows 0 to 11
11 = double height Rows 12 to 23
Conceal Reveal Function
Cursor positiongiven by row/column value of R9/R10
The 25th row is displayed before the ”Main text Area”
(lines 0-23) or after (D7 = 0).
5
STV5345 - STV5345/H- STV5345/T
16/25
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STV5345H | TELETEXT DECODER WITH 8 INTEGRATED PAGES |
| STV5345T | TELETEXT DECODER WITH 8 INTEGRATED PAGES |
| STV5346 | MONOCHIP TELETEXT DECODER WITH 8 INTEGRATED PAGES |
| STV5346D | MONOCHIP TELETEXT DECODER WITH 8 INTEGRATED PAGES |
| STV5347 | Monochip Teletext and VPS Decoder with 4 Integrated Pages(單片電文和VPS譯碼器帶4頁存儲器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STV5345/H | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Teletext Circuit |
| STV5345/T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Teletext Circuit |
| STV5345H | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:TELETEXT DECODER WITH 8 INTEGRATED PAGES |
| STV5345T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:TELETEXT DECODER WITH 8 INTEGRATED PAGES |
| STV5346 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:MONOCHIP TELETEXT DECODER WITH 8 INTEGRATED PAGES |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。