- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380777 > STPCCONSUMER-II (意法半導(dǎo)體) CONNECTOR ACCESSORY PDF資料下載
參數(shù)資料
| 型號(hào)： | STPCCONSUMER-II |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | CONNECTOR ACCESSORY |
| 中文描述： | 連接器附件 |
| 文件頁(yè)數(shù)： | 1/93頁(yè) |
| 文件大?。?/td> | 1406K |
| 代理商： | STPCCONSUMER-II |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)
STPC
CONSUMER-II
X86 Core PC Compatible Information Appliance System-on-Chip
Release 1.5 - January 29, 2002
1/93
Figure 0-1. Logic Diagram
I
POWERFUL x86 PROCESSOR
64-BIT SDRAM UMA CONTROLLER
VGA & SVGA CRT CONTROLLER
135 MHz RAMDAC
2D GRAPHICS ENGINE
VIDEO INPUT PORT
VIDEO PIPELINE
- UP-SCALER
- VIDEO COLOUR SPACE CONVERTER
- CHROMA & COLOUR KEY SUPPORT
TV OUTPUT
- THREE-LINE FLICKER FILTER
- ITU-R 601/656 SCAN CONVERTER
- NTSC / PAL COMPOSITE, RGB, S-VIDEO
PCI MASTER / SLAVE / ARBITER
ISA MASTER / SLAVE
OPTIONAL 16-BIT LOCAL BUS INTERFACE
EIDE CONTROLLER
I2C INTERFACE
IPC
- DMA CONTROLLER
- INTERRUPT CONTROLLER
- TIMER / COUNTERS
POWER MANAGEMENT UNIT
JTAG IEEE1149.1
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
DESCRIPTION
The STPC Consumer-II integrates a standard 5th
generation x86 core, a Synchronous DRAM
controller, a graphics subsystem, a video pipeline,
and support logic including PCI, ISA, and IDE
controllers to provide a single consumer
orientated PC compatible subsystem on a single
device.
The device is based on a tightly coupled Unified
Memory Architecture (UMA), sharing memory
between the CPU, the graphics and the video.
The STPC Consumer-II is packaged in a 388
Plastic Ball Grid Array (PBGA).
PBGA388
STPC Consumer II
x86
Core
Host
I/F
SDRAM
CTRL
SVGA
CRTC
GE
VIP
PCI
m/s
LB
CTR
PCI Bus
ISA
m/s
IPC
PCI
m/s
ISA Bus
Cursor
Monitor
TV
IDE
I/F
PMU
Video
Pipeline
C Key
K Key
LUT
Local Bus
Encoder
TVO
JTAG
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STPC4EDBC | X86 Core PC Compatible Information Appliance System-on-Chip |
| STPC4EDBI | X86 Core PC Compatible Information Appliance System-on-Chip |
| STPC4HDBC | X86 Core PC Compatible Information Appliance System-on-Chip |
| STPC4HDBI | X86 Core PC Compatible Information Appliance System-on-Chip |
| STPC4HEBC | X86 Core PC Compatible Information Appliance System-on-Chip |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STPCCONSUMER-S | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:PC Compatible Embeded Microprocessor |
| STPCD01 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STPC CLIENT DATASHEET / PC COMPATIBLE EMBEDED MICROPROCESSOR |
| STPCD0110BTC3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| STPCD0112BTC3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| STPCD0113BTC3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。