
STDL130
4-176
Samsung ASIC
PvOTyz_ABB_LP
Analog Tri-state Output Buffers with Separate Bulk-Bias
Switching Characteristics
(Typical process, 25
°
C, 1.8V, t
R
/t
F
= 0.20ns, CL: Capacitive Load[pF])
POT4_ABB_LP
POT6_ABB_LP
Path
Parameter
Delay [ns]
CL = 50.0pF
6.780
6.826
3.655
4.103
6.780
6.826
3.705
4.170
0.428
0.832
6.780
6.826
3.770
4.235
0.463
0.866
<
Delay Equations [ns]
Group1*
0.488 + 0.126*CL
0.493 + 0.127*CL
0.680 + 0.059*CL
0.688 + 0.068*CL
0.488 + 0.126*CL
0.493 + 0.127*CL
0.728 + 0.060*CL
0.750 + 0.068*CL
0.428 + 0.000*CL
0.832 + 0.000*CL
0.488 + 0.126*CL
0.493 + 0.127*CL
0.794 + 0.060*CL
0.816 + 0.068*CL
0.463 + 0.000*CL
0.866 + 0.000*CL
Group2*
0.488 + 0.126*CL
0.491 + 0.127*CL
0.682 + 0.059*CL
0.690 + 0.068*CL
0.488 + 0.126*CL
0.491 + 0.127*CL
0.732 + 0.059*CL
0.755 + 0.068*CL
0.428 + 0.000*CL
0.832 + 0.000*CL
0.488 + 0.126*CL
0.490 + 0.127*CL
0.797 + 0.059*CL
0.820 + 0.068*CL
0.463 + 0.000*CL
0.866 + 0.000*CL
Group3*
0.485 + 0.126*CL
0.487 + 0.127*CL
0.683 + 0.059*CL
0.690 + 0.068*CL
0.485 + 0.126*CL
0.487 + 0.127*CL
0.733 + 0.059*CL
0.756 + 0.068*CL
0.428 + 0.000*CL
0.832 + 0.000*CL
0.485 + 0.126*CL
0.487 + 0.127*CL
0.799 + 0.059*CL
0.822 + 0.068*CL
0.463 + 0.000*CL
0.866 + 0.000*CL
A to PAD
tR
tF
tPLH
tPHL
tR
tF
tPLH
tPHL
tPLZ
tPHZ
tR
tF
tPLH
tPHL
tPLZ
tPHZ
TN to PAD
EN to PAD
*Group1 : CL < 50, *Group2 : 50 =
Path
Parameter
Delay [ns]
CL = 50.0pF
4.723
4.392
2.908
2.989
4.723
4.391
2.959
3.045
0.594
1.411
4.723
4.391
3.024
3.111
0.627
1.445
<
Delay Equations [ns]
Group1*
0.370 + 0.087*CL
0.364 + 0.081*CL
0.833 + 0.042*CL
0.837 + 0.043*CL
0.370 + 0.087*CL
0.359 + 0.081*CL
0.882 + 0.042*CL
0.875 + 0.043*CL
0.593 + 0.000*CL
1.411 + 0.000*CL
0.370 + 0.087*CL
0.359 + 0.081*CL
0.948 + 0.042*CL
0.941 + 0.043*CL
0.627 + 0.000*CL
1.445 + 0.000*CL
Group2*
0.361 + 0.087*CL
0.351 + 0.081*CL
0.837 + 0.041*CL
0.836 + 0.043*CL
0.361 + 0.087*CL
0.349 + 0.081*CL
0.886 + 0.041*CL
0.884 + 0.043*CL
0.593 + 0.000*CL
1.411 + 0.000*CL
0.361 + 0.087*CL
0.349 + 0.081*CL
0.952 + 0.041*CL
0.950 + 0.043*CL
0.627 + 0.000*CL
1.445 + 0.000*CL
Group3*
0.358 + 0.087*CL
0.343 + 0.081*CL
0.839 + 0.041*CL
0.835 + 0.043*CL
0.358 + 0.087*CL
0.342 + 0.081*CL
0.889 + 0.041*CL
0.889 + 0.043*CL
0.593 + 0.000*CL
1.411 + 0.000*CL
0.358 + 0.087*CL
0.342 + 0.081*CL
0.954 + 0.041*CL
0.954 + 0.043*CL
0.627 + 0.000*CL
1.445 + 0.000*CL
A to PAD
tR
tF
tPLH
tPHL
tR
tF
tPLH
tPHL
tPLZ
tPHZ
tR
tF
tPLH
tPHL
tPLZ
tPHZ
TN to PAD
EN to PAD
*Group1 : CL < 50, *Group2 : 50 =