
1.2 Features
Introduction
STDL130
1-2
Samsung ASIC
1.2
Features
Robust 1.8V standard cell library including processor, DSP, and analog cores.
- 0.18
μ
m CMOS process technology with optional 6 metal layers.
- High gate count design of up to 23 million gates with up to 80% utilization for
6 layer metal.
- High speed 2 input NAND typical gate delay of 75ps with a fanout of 2 and
0.02pF wire load.
- 3pA/um I
off
value at typical condition.
- Characterized to industrial (-40C to 85C) and commercial (0C to 70C)
temperature ranges.
Robust digital cores
- Hard macro cells - ARM7TDMI, ARM9TDMI, ARM920T, ARM940T, Teak,
and TeakLite.
- ARM core peripherals - AMBA, DMA controller, SDRAM controller, Interrupt
controller, IIC, WDT, RTC.
- Soft macro cells - USB1.1, IrDA, 16C450 and 16C550 UART, Fast Ether
net MAC, P1394a LINK, IEEE1284, PCI controller,
PCMCIA controller.
Ultra Low Voltage (1.8V) and High Resolution (3.3V) Analog Cores
- Analog core supply voltages (
±
5%) -1.8V, 2.5V, and 3.3V.
- ADC: 10 bit (500K, 30MHz, 1.8V)
- DAC: 8 bit (2MHz, 50MHz, 1.8V)
- CODEC: 14 bit Sigma-Delta (8KHz ~ 11KHz, 2.5V)
- PLL: 1.8V FSPLL (20MHz ~ 150MHz, 20MHz ~ 300MHz and 50MHz ~
500MHz)
- Can combine high resolution analog cores with 2.5V or 3.3V supply voltage
in STD130 library with STDL130 library. For more information regarding high
resolution analog cores, please refer to the STD130 databook.
Fully User Configurable SRAMs and ROMs
- High density or low power memory configurations
- Single port (1RW, 1R), dual port (2RW), and multi port (1R1W - 2R2W)
- Zero hold time in synchronous mode
- Bit-write capability
- 2 bank architecture
- Flexible aspect ratio
- Up to 512K-bit single port SRAM
- Up to 256K-bit dual port SRAM
- Up to 512K-bit diffusion or metal 2 programmable ROM
- Up to 16K-bit multi port register files
- Up to 64K-bit FIFOs
- Up to 32K-bit CAM (Content Addressable Memory)
- Up to 1 megabit reparable SRAM with redundancy.
Full Compliment of I/O Cells
- 1.8V/2.5V/3.3V drive and 3.3V/5.0V tolerant I/Os
- 3 levels (high, medium, and no) of slew rate control
- Minimum wire bonded pad pitch
- 70
μ
m single in line I/Os
- 35
μ
m staggered I/Os
- Drive capabilities
- Up to 24mA for drive I/Os
- Up to 6mA for tolerant I/Os
Standard Interface IP
- PCI 2.2 compliant,33/66MHz, 5V tolerant
- USB 1.1 compliant, full speed/low speed, 3.3V
- SSTL2 Class-I and II SDRAM interface, up to 200MHz