參數(shù)資料
型號(hào): STDH90
英文描述: Leaded Cartridge Fuse; Current Rating:62.5mA; Voltage Rating:250V; Fuse Terminals:Axial Lead; Fuse Type:Time Delay; Voltage Rating:250V; Body Material:Ceramic; Diameter:6.985mm; Fuse Size/Group:1/4 x 1-1/4 " RoHS Compliant: Yes
中文描述: STDH90 0.35微米STDH90圖書館|數(shù)據(jù)資料
文件頁(yè)數(shù): 13/122頁(yè)
文件大?。?/td> 277K
代理商: STDH90
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
1.4
Product Family
Introduction
STDH90/MDL90
1-7
SEC ASIC
1.4.3 Input/Output Cells
There are about four hundred different I/O buffers. Each I/O cell is implemented
solely on the basic I/O cell architecture which forms the periphery of a chip.
A test logic is provided to enable the efficient parametric (threshold voltage)
testing on input buffers including CMOS and TTL level converters, Schmitt
trigger input buffers, clock drivers and oscillator buffers. Pull-up and pull-down
resistors are optional features.
Three basic types of output buffers (non-inverting, tri-state and open drain) are
available in a range of driving capabilities from 2mA to 24mA for 5 V drive .
One or two levels of slew rate controls are provided for each buffer type (except
2mA buffers) to reduce output power/ground noise and signal ringing, especially
in simultaneous switching outputs.
Bi-directional buffers are combinations of input buffers and output buffers
(tri-state or open drain) in a single unit. The I/O structure has been fully
characterized for ESD protection and latch-up resistance.
For user’s convenience, STDH90/MDL90 library provides 50 K
pull-down and
pull-up resistances respectively.
1.4.3.1 I/O Cell Drives Options
To provide designers with the greater flexibility, each I/O buffer can be selected
among various current levels (e.g., 2mA, 4mA, ..., 24mA). The choice of
current-level for I/O buffers affects their propagation delay and current noise.
The slew rate control helps decrease the system noise and output signal
overshoot/undershoot caused by the switching of output buffers. The output
edge rate can be slowed down by selecting the high slew rate control cells.
STDH90/MDL90 provides three different sets of output slew rate controls. Only
one I/O slot is required for any slew rate control options.
相關(guān)PDF資料
PDF描述
STE100N20 TRANSISTOR | MOSFET POWER MODULE | INDEPENDENT | 200V V(BR)DSS | 100A I(D)
STE100 PCI 10/100 ETHERNET CONTROLLER WITH INTEGRATED PHY 5V
STE10 PCI 10/100 ETHERNET CONTROLLER WITH INTEGRATED PHY 5V
STE50N40 TRANSISTOR | MOSFET POWER MODULE | INDEPENDENT | 400V V(BR)DSS | 50A I(D)
STE50DE100 HYBRID EMITTER SWITCHED BIPOLAR TRANSISTOR ESBT 1000 V - 50 A - 0.026 W POWER MODULE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STDHCA-1.024 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Crystal Oscillator
STDHCA-1.544 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Crystal Oscillator
STDHCA-10.000 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Crystal Oscillator
STDHCA-11.000 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Crystal Oscillator
STDHCA-11.2896 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Crystal Oscillator