- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374935 > ST7036-0A (Electronic Theatre Controls, Inc.) Dot Matrix LCD Controller/Driver PDF資料下載
參數(shù)資料
| 型號： | ST7036-0A |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Dot Matrix LCD Controller/Driver |
| 中文描述： | 點陣LCD控制器/驅(qū)動器 |
| 文件頁數(shù)： | 15/72頁 |
| 文件大小： | 864K |
| 代理商： | ST7036-0A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
ST7036
V1.1
2003/12/24
15/72
· Arbitration: procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to
do so and the message is not corrupted
· Synchronization: procedure to synchronize the clock signals of two or more devices.
A
CKNOWLEDGE
Acknowledge signal (ACK) is not BF signal in parallel interface.
Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH signal put on the bus by the
transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is
addressed must generate an acknowledge after the reception of each byte. A master receiver must also generate an
acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that
acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during
the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master
receiver must signal an end-of-data to the transmitter by not generating an acknowledge on the last byte that has been
clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP
condition. Acknowledgement on the I
2
C Interface is illustrated in Fig.4.
SDA
SCL
data line
stable;
data valid
change
of data
allowed
Fig .1 Bit transfer
SDA
SCL
S
P
START condition
Fig .2 Definition of START and STOP conditions
STOP condition
MASTER
TRANSMITTER/
RECEIVER
SLAVE
RECEIVER (1)
0111100
SLAVE
RECEIVER (2)
0111101
SLAVE
RECEIVER (3)
0111110
SLAVE
RECEIVER (4)
0111111
SDA
SCL
Fig .3 System configuration
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST7066 | Dot Matrix LCD Controller/Driver |
| ST7920 | ST7920 |
| ST7920-0A | ST7920 |
| ST7920-0B | ST7920 |
| ST8016 | 160 Output LCD Common/Segment driver IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST7038 | 制造商:SITRONIX 制造商全稱:SITRONIX 功能描述:Dot Matrix LCD Controller/Driver |
| ST704 | 制造商:POLYFET 制造商全稱:Polyfet RF Devices 功能描述:SILICON GATE ENHANCEMENT MODE RF POWER VDMOSTRANSISTOR |
| ST7047 | 制造商:Pulse 功能描述:- Bulk |
| ST7047-001 | 制造商:Pulse 功能描述:- Bulk |
| ST70-50MVDC-50ADC | 制造商:HOYT ELECTRICAL INSTRUMENT 功能描述:ANALOG PANEL METER MODEL ST70 RANGE 0-50MVDC SCALE 0-50ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。