- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372306 > ST62P08CM1 8-BIT MICROCONTROLLER ( MCU ) WITH OTP. ROM. FASTROM. EPROM. A/D CONVERTER. OSCILLATOR SAFEGUARD. SAFE RESET AND 20 PINS PDF資料下載
參數(shù)資料
| 型號： | ST62P08CM1 |
| 英文描述： | 8-BIT MICROCONTROLLER ( MCU ) WITH OTP. ROM. FASTROM. EPROM. A/D CONVERTER. OSCILLATOR SAFEGUARD. SAFE RESET AND 20 PINS |
| 中文描述： | 8位微控制器（MCU）的與檢察官辦公室。光盤。 FASTROM。存儲器。的A / D轉(zhuǎn)換器。振蕩器保障。安全復位和20圖釘 |
| 文件頁數(shù)： | 33/84頁 |
| 文件大小： | 918K |
| 代理商： | ST62P08CM1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
33/84
ST62T53C/T60C/T63C ST62E60C
INTERRUPTS
(Cont’d)
3.4.3 Interrupt Option Register (IOR)
The Interrupt Option Register (IOR) is used to en-
able/disable the individual interrupt sources and to
select the operating mode of the external interrupt
inputs. This register is write-only and cannot be
accessed by single-bit operations.
Address: 0C8h
—
Write Only
Reset status: 00h
Bit 7, Bits 3-0 =
Unused
.
Bit 6 =
LES
:
Level/Edge Selection bit
.
When this bit is set to one, the interrupt source #1
is level sensitive. When cleared to zero the edge
sensitive mode for interrupt request is selected.
Bit 5 =
ESB
:
Edge Selection bit
.
The bit ESB selects the polarity of the interrupt
source #2.
Bit 4 =
GEN
:
Global Enable Interrupt
. When this bit
is set to one, all interrupts are enabled. When this
bit is cleared to zero all the interrupts (excluding
NMI) are disabled.
When the GEN bit is low, the NMI interrupt is ac-
tive but cannot cause a wake up from STOP/WAIT
modes.
This register is cleared on reset.
3.4.4 Interrupt sources
Interrupt sources available on these MCUs are
summarized in the
Table 9
with associated mask
bit to enable/disable the interrupt request.
Table 9Interrupt Requests and Mask Bits
7
0
-
LES
ESB
GEN
-
-
-
-
Peripheral
Register
Address
Register
C8h
D4h
D1h
Mask bit
Masked Interrupt Source
Interrupt
vector
GENERAL
TIMER
A/D CONVERTER
IOR
TSCR1
ADCR
GEN
ETI
EAI
OVIE
CPIE
EIE
SPIE
ORPAn-DRPAn
ORPBn-DRPBn
ORPCn-DRPCn
All Interrupts, excluding NM
I
TMZ: TIMER Overflow
EOC: End of Conversion
OVF: AR TIMER Overflow
CPF: Successful compare
EF: Active edge on ARTIMin
SPRUN: End of Transmission
PAn pin
PBn pin
PCn pin
Vector 4
Vector 4
AR TIMER
ARMC
D5h
Vector 3
SPI
Port PAn
Port PBn
Port PCn
SPIMOD
ORPA-DRPA
ORPB-DRPB
ORPC-DRPC
E2h
C0h-C4h
C1h-C5h
C2h-C6h
Vector 2
Vector 1
Vector 1
Vector 2
相關PDF資料 |
PDF描述 |
|---|---|
| ST62P10CB3 | 8-BIT MICROCONTROLLER ( MCU ) WITH OTP. ROM. FASTROM. EPROM. A/D CONVERTER. OSCILLATOR SAFEGUARD. SAFE RESET AND 20 PINS |
| ST62P10CB6 | 8-BIT MICROCONTROLLER ( MCU ) WITH OTP. ROM. FASTROM. EPROM. A/D CONVERTER. OSCILLATOR SAFEGUARD. SAFE RESET AND 20 PINS |
| ST62P10CM1 | 8-BIT MICROCONTROLLER ( MCU ) WITH OTP. ROM. FASTROM. EPROM. A/D CONVERTER. OSCILLATOR SAFEGUARD. SAFE RESET AND 20 PINS |
| ST62P10CM3 | 8-BIT MICROCONTROLLER ( MCU ) WITH OTP. ROM. FASTROM. EPROM. A/D CONVERTER. OSCILLATOR SAFEGUARD. SAFE RESET AND 20 PINS |
| ST62P10CM6 | 8-BIT MICROCONTROLLER ( MCU ) WITH OTP. ROM. FASTROM. EPROM. A/D CONVERTER. OSCILLATOR SAFEGUARD. SAFE RESET AND 20 PINS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ST62P08CM6/MHH/TR | 制造商:STMicroelectronics 功能描述: |
| ST62P08CM6/RCFTR | 制造商:STMicroelectronics 功能描述: |
| ST62P09CM1/REXTR | 制造商:STMicroelectronics 功能描述: |
| ST62P10CM6/FBS | 制造商:STMicroelectronics 功能描述: |
| ST62P15CM6/AITTR | 制造商:STMicroelectronics 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。