- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372302 > ST333S08PFL0 Stratix GX FPGA 10K 8-FBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | ST333S08PFL0 |
| 英文描述： | Stratix GX FPGA 10K 8-FBGA |
| 中文描述： | 800V的518A逆變晶閘管采用TO - 209AE（至118）封裝 |
| 文件頁(yè)數(shù)： | 3/9頁(yè) |
| 文件大?。?/td> | 171K |
| 代理商： | ST333S08PFL0 |
ST333C..C Series
3
Bulletin I25170 rev. B 04/00
www.irf.com
V
TM
V
T(TO)1
Low level value of threshold
voltage
V
T(TO)2
High level value of threshold
voltage
r
t
1
slope resistance
Max. peak on-state voltage
1.96
I
TM
= 1810A, T
J
= T
J
max, t
p
= 10ms sine wave pulse
Low level value of forward
r
t
2
High level value of forward
slope resistance
Maximum holding current
I
H
I
L
600
T
J
= 25
°
C, I
T
> 30A
T
J
= 25
°
C, V
A
= 12V, Ra = 6
,
I
G
= 1A
Typical latching current
1000
Parameter
ST333C..C
Units
Conditions
On-state Conduction
0.91
(16.7% x
π
x I
T(AV)
< I <
π
x I
T(AV)
), T
J
= T
J
max.
0.93
(I >
π
x I
T(AV)
), T
J
= T
J
max.
V
0.58
(16.7% x
π
x I
T(AV)
< I <
π
x I
T(AV)
), T
J
= T
J
max.
0.58
(I >
π
x I
T(AV)
), T
J
= T
J
max.
m
mA
di/dt
Max. non-repetitive rate of rise
of turned-on current
T
J
= T
J
max, V
DRM
= rated V
DRM
I
TM
= 2 x di/dt
T
J
= 25
°
C, V
DM
= rated V
DRM
,
I
TM
= 50A DC, t
p
= 1μs
Resistive load, Gate pulse: 10V, 5
source
T
J
= T
J
max,
I
TM
= 550A, commutating di/dt
= 40A/μs
V
R
= 50V, t
p
= 500μs, dv/dt: see table in device code
Switching
Parameter
ST333C..C
Units
Conditions
1000
A/μs
t
d
Typical delay time
1.1
Min
10
Max
30
dv/dt
Maximum critical rate of rise of
off-state voltage
Max. peak reverse and off-state
leakage current
T
= T
max. linear to 80% V
DRM
, higher value
available on request
I
RRM
I
DRM
Parameter
ST333C..C
Units
Conditions
Blocking
500
V/
μ
s
50
mA
T
J
= T
J
max, rated V
DRM
/V
RRM
applied
P
GM
P
G(AV)
I
GM
Maximum peak gate power
60
Maximum average gate power
10
Max. peak positive gate current
10
A
T
J
= T
J
max, t
p
≤
5ms
+V
GM
Maximum peak positive
gate voltage
-V
GM
Maximum peak negative
gate voltage
I
GT
Max. DC gate current required
to trigger
V
GT
Max. DC gate voltage required
to trigger
Max. DC gate current not to trigger
I
GD
V
GD
20
mA
Max. DC gate voltage not to trigger
0.25
V
Triggering
Parameter
ST333C..C
Units
Conditions
W
T
J
= T
J
max., f = 50Hz, d% = 50
20
5
V
T
J
= T
J
max, t
p
≤
5ms
200
mA
3
V
T
J
= 25
°
C, V
A
= 12V, Ra = 6
T
J
= T
J
max, rated V
DRM
applied
t
q
Max. turn-off time
μs
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST333S08PFM0 | Stratix GX FPGA 25K 4-FBGA |
| ST333C1111 | INVERTER GRADE THYRISTORS Hockey Puk Version |
| ST34C86CF16 | CYCLONE III FPGA 5K 144-EQFP |
| ST34C86CJ18 | Cyclone II FPGA 35K FBGA-484 |
| ST34C86CP16 | Cyclone II FPGA 50K FBGA-672 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST333S08PFL0P | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Inverter Grade Thyristors (Stud Version), 330 A |
| ST333S08PFL1P | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Inverter Grade Thyristors (Stud Version), 330 A |
| ST333S08PFM0 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:800V 518A Inverter Thyristor in a TO-209AE (TO-118) package |
| ST333SP | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Inverter Grade Thyristors (Stud Version), 330 A |
| ST3-34 | 制造商:SUPERWORLD 制造商全稱:Superworld Electronics 功能描述:POWER TRANSFORMER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。