參數(shù)資料
型號(hào)： ST19-RFRDCS
英文描述： ST16-19RFRDCS CHIP SET INTERFACE SPECIFICATION
中文描述： 的ST16 - 19RFRDCS芯片組接口規(guī)范
文件頁(yè)數(shù)： 8/21頁(yè)
文件大?。?/td> 146K
代理商： ST19-RFRDCS
2/15
ST16-19RFRDCS
FSD_CHIPSET_B/0104VP2
1.2.2 Interface signals definition
The signals used for the interface between FPGA & MCU, in transmission and reception, are:
Mic_Data(7:0):
Data bidirectional bus.
Mic_strb_b:
FPGA strobe signal (Activ low) used to sample the data.
This signal is sent by the MCU to the FPGA
Mic_RW:
Writing/Reading signal (’1’=reading, ’0’=writing).
This signal is sent by the MCU to the FPGA
Mic_Ctrl_Data:
Registers/FIFOs access signal (’1’ = Register access, ’0’ = FIFOs access).
This signal is sent by the MCU to the FPGA
Tx_start:
Transmission command, used to start data transmission from FIFO to output pin.
This signal is sent by the MCU to the FPGA
Tx_fifo_empty:
Signal used to indicate transmission fifo empty.
This signal is sent by the FPGA to the MCU
Rx_fifo_empty:
Signal used to indicate reception fifo empty.
This signal is sent by the FPGA to the MCU
Rx_irq_eof:
IRQ reception end.
This signal is sent by the FPGA to the MCU
1.3 FIFOS ACCESS
1.3.1 Transmission FIFO (cf figure 1)
At the end of a transmission (or during power-on), the FPGA sets the transmission FIFO pointers to zero.
This way, Tx_Fifo_Empty is validated, and so the software has to check that transmission FIFO is empty
before sending a new frame.
1.3.2 Reception FIFO (cf figures 2 & 3)
The reading pointer of reception FIFO is reset after each new frame received. It is impossible to get more
than one frame in the FIFO. Thus, after each interruption, data stored in the FIFO has to be read until val-
idation of Rx_Fifo_Empty signal.
WARNINGS: - Reception FIFO reading is done in "lookahead" mode. Bytes are read by the FPGA
in internal mode before being read by the MCU. Thus, the Rx_Fifo_Empty signal is valid just before
reading the last byte in the FIFO. FIFO reception has to be read once more when Rx_Fifo_Empty is
valid to get the last byte of the received frame.
相關(guān)PDF資料
PDF描述
ST16 CHIP SET INTERFACE SPECIFICATION
ST16010 1-Mbit (128K x 8) Static RAM
ST16010A 1-Mbit (128K x 8) Static RAM
ST16012 18-Mbit QDR™-II SRAM 4-Word Burst Architecture
ST16018 TRANSISTOR | BJT | NPN | 800V V(BR)CEO | 10A I(C) | TO-204AA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST19RFRDCS010 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CONTACTLESS READER CHIP SET
ST19RFRDCS910 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CONTACTLESS READER CHIP SET WITH ST92163MCU
ST19S020VCAR1400 功能描述:COMBO MICRO SD/NANO SIM R/A SMD 制造商:jae electronics 系列:ST19 包裝:剪切帶（CT） 零件狀態(tài):在售 卡類型:組合 - microSD?，NANO SIM 針腳數(shù):20 連接器類型:連接器和彈出器 插入，拆除方法:推入式，推出式 彈出器端:- 安裝類型:表面貼裝，直角 特性:板導(dǎo)軌，開(kāi)關(guān) 板上高度:0.051"（1.30mm） 安裝特性:正常，標(biāo)準(zhǔn) - 頂部 觸頭鍍層:金 觸頭鍍層厚度:12μin（0.30μm） 標(biāo)準(zhǔn)包裝:1
ST19SF02 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Smartcard MCU With 2 KBytes of EEPROM
ST19SF04 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Smartcard MCU With 4 KBytes of EEPROM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*