- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372284 > SSTL16877DGG (NXP SEMICONDUCTORS) 14-bit SSTL_2 registered driver with differential clock inputs PDF資料下載
參數(shù)資料
| 型號： | SSTL16877DGG |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | 14-bit SSTL_2 registered driver with differential clock inputs |
| 中文描述： | SSTL SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48 |
| 封裝： | 6.10 MM, PLASTIC, SOT-362-1, MO-153, TSSOP1-48 |
| 文件頁數(shù)： | 5/8頁 |
| 文件大小： | 75K |
| 代理商： | SSTL16877DGG |
Philips Semiconductors
14-bit SSTL_2 registered driver with
differential clock inputs
Product specification
SSTL16877
2000 Apr 20
5
TIMING REQUIREMENTS
Over recommended operating conditions; T
amb
= 0 C to +70 C (unless otherwise noted) (see Figure 1)
LIMITS
SYMBOL
PARAMETER
TEST CONDITIONS
V
CC
= 2.5 V
±
0.2 V
MIN
UNIT
MAX
f
clock
t
w
Clock frequency
200
MHz
Pulse duration, CLK, CLK HIGH or LOW
1.0
ns
t
su
Setup time
Data before CLK
↑
, CLK
↓
0.2
ns
RESET HIGH before CLK
↑
, CLK
↓
0.8
t
h
Hold time
1.2
ns
SWITCHING CHARACTERISTICS
Over recommended operating conditions; T
amb
= 0 C to +70 C; V
DDQ
= 2.3 – 2.7 V and V
DDQ
does not exceed V
CC.
Class I, V
REF
= V
TT
= V
DDQ
x 0.5 and C
L
= 10 pF (unless otherwise noted) (see Figure 1)
LIMITS
SYMBOL
FROM
(INPUT)
TO
(OUTPUT)
V
CC
= 2.5 V
±
0.2 V
MIN
UNIT
MAX
f
max
Maximum clock frequency
200
MHz
t
PLH
/t
PHL
t
PHL
CLK and CLK
Q
1.0
3.5
ns
RESET
Q
2.0
4.0
ns
184/200-pin DDR SDRAM DIMM
S
S
S
S
S
S
S
S
S
The PLL clock distribution device and SSTL registered drivers reduce
signal loads on the memory controller and prevent timing delays and
waveform distortions that would cause unreliable operation
SW00502
CBT3867 (9)
CBT
CBT
CBT
CBT
CBT
CBT
CBT
CBT
CBT
S
S
S
S
S
S
S
S
S
SSTL16877
PCK877
SSTL16877
BACK SIDE
FRONT SIDE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SSTPAD10 | Linear Voltage Regulator IC; Output Current Max:250mA; Supply Voltage Max:6V; Package/Case:8-MSOP; Output Current:250mA; Output Voltage:5V; Current Rating:0.25A; Leaded Process Compatible:No; Output Voltage Max:5V |
| SSTPAD100 | Voltage Regulator IC; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No |
| SSTPAD20 | Low Leakage Pico Amp Diodes |
| SSTPAD200 | Voltage Regulator IC; Output Current:150mA; Output Voltage:2.5V; Package/Case:5-SOT-23; Supply Voltage Max:6V; Current Rating:150mA; Leaded Process Compatible:No; Output Current Max:150mA; Output Voltage Max:2.5V |
| SSTPAD5 | Low Leakage Pico Amp Diodes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SSTL16877DGG,112 | 制造商:NXP Semiconductors 功能描述: |
| SSTL16877DGG,118 | 制造商:NXP Semiconductors 功能描述: |
| SSTL16877DGG,512 | 功能描述:寄存器 20-BIT REG DRVR RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時鐘頻率:36 MHz 傳播延遲時間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| SSTL16877DGG,518 | 功能描述:寄存器 20-BIT REG DRVR RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時鐘頻率:36 MHz 傳播延遲時間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| SSTL16877DGG/G,118 | 制造商:NXP Semiconductors 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。