參數(shù)資料
型號： SST89E564RD-40-C-NI
廠商： Silicon Storage Technology, Inc.
英文描述： FlashFlex51 MCU
中文描述： FlashFlex51單片機
文件頁數(shù)： 49/62頁
文件大小： 680K
代理商： SST89E564RD-40-C-NI
Preliminary Specifications
FlashFlex51 MCU
SST89E564RD / SST89V564RD / SST89E554RC / SST89V554RC
49
2001 Silicon Storage Technology, Inc.
S71207-00-000
9/01
555
TABLE
10-2: P
OWER
S
AVING
M
ODES
Mode
Idle Mode
Initiated by
Software
(Set IDL bit in
PCON)
State of MCU
Exited by
CLK is running.
Interrupts, serial port and tim-
ers/counters are active. Pro-
gram Counter is stopped.
ALE and PSEN# signals at a
HIGH level during Idle. All
registers remain unchanged.
Enabled interrupt or hardware reset.
Start of interrupt clears IDL bit and
exits Idle mode, after the ISR RETI
instruction, program resumes execu-
tion beginning at the instruction follow-
ing the one that invoked Idle mode. A
user could consider placing two or
three NOP instructions after the
instruction that invokes idle mode to
eliminate any problems. A hardware
reset restarts the device similar to a
power-on reset.
Enabled external level sensitive inter-
rupt or hardware reset. Start of inter-
rupt clears PD bit and exits Power
Down mode, after the ISR RETI
instruction program resumes execution
beginning at the instruction following
the one that invoked Power Down
mode. A user could consider placing
two or three NOP instructions after the
instruction that invokes Power Down
mode to eliminate any problems. A
hardware reset restarts the device sim-
ilar to a power-on reset.
Gate ON external clock. Program exe-
cution resumes at the instruction fol-
lowing the one during which the clock
was gated off.
Power Down
Mode
Software
(Set PD bit in
PCON)
CLK is stopped. On-chip
SRAM and SFR data is main-
tained. ALE and PSEN# sig-
nals at a LOW level during
Power Down. External Inter-
rupts are only active for level
sensitive interrupts, if
enabled.
Standby (Stop
Clock) Mode
External hardware gates OFF
the external clock input to the
MCU. This gating should be
synchronized with an input
clock transition (low-to-high or
high-to-low).
CLK is frozen. On-chip SRAM
and SFR data is maintained.
ALE and PSEN# are main-
tained at the levels prior to
the clock being frozen.
T10-2.0 555
相關(guān)PDF資料
PDF描述
SST89V564RD-40-C-NI FlashFlex51 MCU
SST89E564RD-40-C-NJ FlashFlex51 MCU
SST89V564RD-40-C-NJ FlashFlex51 MCU
SST89E564RD-40-C-PI MCF547X V4ECORE MMU, FPU
SSTDPAD100 Dual Low-Leakage Pico-Amp Diode(最大反向電流-100pA的雙低泄漏電流二極管)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SST89E564RD-40-C-NJ 功能描述:8位微控制器 -MCU 64KB+8KB 40ns RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
SST89E564RD-40-C-NJE 功能描述:8位微控制器 -MCU 64KB+8KB 40ns RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
SST89E564RD-40-C-PI 功能描述:8位微控制器 -MCU 64KB+8KB 40ns RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
SST89E564RD-40-C-PIE 功能描述:8位微控制器 -MCU 64KB+8KB 40ns RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
SST89E564RD-40-C-PJ 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*