參數(shù)資料
型號(hào): SST55LD040M-133-C-BZJE
元件分類: 存儲(chǔ)控制器/管理單元
英文描述: IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PBGA145
封裝: 12 X 12 MM, 1.07 MM HEIGHT, ROHS COMPLIANT, TFBGA-145
文件頁數(shù): 39/39頁
文件大?。?/td> 589K
代理商: SST55LD040M-133-C-BZJE
Advance Information
NAND Controller
SST55LD040M
2010 Silicon Storage Technology, Inc.
S71408-01-000
04/10
9
VSS (Core)
F6, F9,
J6, J9,
PWR
Ground for core
VSS (A)
M5
PWR
Analog ground
VDD (IO)
C3, C4,
C11, L3,
M11, N12
PWR
3.3V for Media interface and SCI
VDD (Core)
M3, M4
PWR
VDD (3.3V) Power Supply
VDDQ
C12, D3,
K3, M12
PWR
3.3V for Host Interface
XCLKEN
M1
O
I3U/O5
External clock enable. Selects the internal or external clock source. The
NAND Controller defaults to the internal clock source when XCLKEN is not
connected, and XCLKI is connected to Vss. For assistance using external
clock source, please contact SST sales.
XCLKI
D1
I
I4Z
External clock input. This pin should not be left unconnected in any mode.
When using the default internal clock, connect this pin to GND.
WP#/PD#
D14
I
I4U
The WP#/PD# pin can be used for either the Write Protect mode or Power-
down mode, but only one mode is active at any time. The Write Protect or
Power-down modes can be selected through the host command. The Write
Protect mode is the factory default setting. This pin accepts only in the
3.3V VDD signal level.
DNU3
B7, B10,
B11, C7,
C8, D2,
D13, E1,
E2, E3,
E12, E13,
E14, F14,
N4, P5
Do Not Use, must be left unconnected.
T1.4
1408
1. MIB0 and MIB1 operations are mutually exclusive. Do not mix the two groups’ signals or FxCE#.
2. To support up to 64 flash media devices
3. All DNU pins should not be connected.
TABLE
1: Pin Assignments (Continued) (4 of 4)
Symbol
Ball No.
Ball
Type
I/O
Type
Name and Functions
145
TFBGA
相關(guān)PDF資料
PDF描述
SST55VD020-60-C-MVWE IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PBGA85
SST55VD020-60-I-TQWE IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PQFP100
SST55VD020-60-C-MVWE IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PBGA85
SST55VD020-60-I-TQWE IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PQFP100
SST85LD0512-60-RI-LBTE IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PBGA91
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SST55VD020-60-C-MVWE 功能描述:閃存 ATA Media 60MHz 3.3V Commercial RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲(chǔ)類型:Flash 存儲(chǔ)容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類型: 接口類型:SPI 訪問時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel
SST55VD020-60-C-TQWE 功能描述:閃存 ATA Media 60MHz 2.7V Commercial RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲(chǔ)類型:Flash 存儲(chǔ)容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類型: 接口類型:SPI 訪問時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel
SST55VD020-60-I-MVWE 功能描述:總線收發(fā)器 ATA Media 60MHz 3.3V Industrial RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
SST55VD020-60-I-TQWE 功能描述:閃存 ATA Media 60MHz 3.3V Industrial RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲(chǔ)類型:Flash 存儲(chǔ)容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類型: 接口類型:SPI 訪問時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel
SST55VD020-60-I-TQWE-TM024 功能描述:閃存 ATA Media 60MHz 3.3V Industrial RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲(chǔ)類型:Flash 存儲(chǔ)容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類型: 接口類型:SPI 訪問時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel