- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365728 > SST49LF040-33-4C-NH (SILICON STORAGE TECHNOLOGY INC) 4 Mbit LPC Flash PDF資料下載
參數(shù)資料
| 型號(hào)： | SST49LF040-33-4C-NH |
| 廠商： | SILICON STORAGE TECHNOLOGY INC |
| 元件分類： | PROM |
| 英文描述： | 4 Mbit LPC Flash |
| 中文描述： | 512K X 8 FLASH 3V PROM, 11 ns, PQCC32 |
| 封裝： | PLASTIC, LCC-32 |
| 文件頁數(shù)： | 8/48頁 |
| 文件大?。?/td> | 724K |
| 代理商： | SST49LF040-33-4C-NH |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
8
Advance Information
4 Mbit LPC Flash
SST49LF040
2001 Silicon Storage Technology, Inc.
S71213-00-000
11/01 562
TABLE
1: P
IN
D
ESCRIPTION
Symbol
A
10
-A
0
Pin Name
Address
Type
1
I
Interface
PP LPC
X
Functions
Inputs for low-order addresses during Read and Write operations. Addresses are
internally latched during a Write cycle. For the programming interface, these
addresses are latched by R/C# and share the same pins as the high-order
address inputs.
To output data during Read cycles and receive input data during Write cycles.
Data is internally latched during a Write cycle. The outputs are in tri-state when
OE# is high.
To gate the data output buffers.
To control the Write operations.
This pin determines which interface is operational. When held high, programmer
mode is enabled and when held low, LPC mode is enabled. This pin must be
setup at power-up or before return from reset and not change during device oper-
ation. This pin must be held high (V
IH
) for PP mode and low (V
IL
) for LPC mode.
This is the second reset pin for in-system use. This pin is internally combined
with the RST# pin; If this pin or RST# pin is driven low, identical operation is
exhibited.
These four pins are part of the mechanism that allows multiple parts to be attached
to the same bus. These pins are internally pulled-down with a resistor between 20-
100 K
These individual inputs can be used for additional board flexibility. The state of
these pins can be read through LPC registers. These inputs should be at their
desired state before the start of the PCI clock cycle during which the read is
attempted, and should remain in place until the end of the Read cycle. Unused
GPI pins must not be floated.
When low, prevents programming to the boot block sectors at top of memory.
When TBL# is high it disables hardware write protection for the top block sectors.
This pin cannot be left unconnected.
To provide LPC control signals, as well as addresses and Command
Inputs/Outputs data.
To provide a clock input to the control unit
To indicate start of a data transfer operation; also used to abort an LPC cycle
in progress.
To reset the operation of the device
When low, prevents programming to all but the highest addressable blocks.
When WP# is high it disables hardware write protection for these blocks.
This pin cannot be left unconnected.
Select for the Programming interface, this pin determines whether the address
pins are pointing to the row addresses, or to the column addresses.
These pins must be left unconnected.
To provide power supply (3.0-3.6V)
Circuit ground (0V reference)
This signal must be asserted to select the device. When CE# is low, the device
is enabled. CE# must remain low during internal Write (Program or Erase)
operations. When CE# is high, the device is placed in low power Standby mode.
Unconnected pins.
DQ
7
-DQ
0
Data
I/O
X
OE#
WE#
MODE
Output Enable
Write Enable
Interface
Mode Select
I
I
I
X
X
X
X
INIT#
Initialize
I
X
ID[3:0]
or
ID[3:1]
GPI[4:0]
Identification
Inputs
I
X
General
Purpose Inputs
I
X
TBL#
Top Block Lock
I
X
LAD[3:0]
Address and
Data
Clock
I/O
X
LCLK
LFRAME# Frame
I
I
X
X
RST#
WP#
Reset
Write Protect
I
I
X
X
X
R/C#
Row/Column
Select
Reserved
Power Supply
Ground
Chip Enable
I
X
RES
V
DD
V
SS
CE#
X
X
X
X
PWR
PWR
I
X
X
NC
No Connection
I
X
X
T1.4 562
1. I=Input, O=Output
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SST49LF040-33-4C-WH | 4 Mbit LPC Flash |
| SST49LF080A | 8 Mbit LPC Flash |
| SST49LF080A-33-4C-NH | 8 Mbit LPC Flash |
| SST49LF080A-33-4C-WH | 8 Mbit LPC Flash |
| SST502 | Current Regulator Diode(穩(wěn)壓電流為0.43mA的電流穩(wěn)壓二極管) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SST49LF040-33-4C-WH | 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:4 Mbit LPC Flash |
| SST49LF040B | 制造商:TYAN 功能描述:TYAN BIOS CHIP, S2882-D - Bulk |
| SST49LF040B-33-4C-NHE | 功能描述:閃存 512Kx8 (4Mbit) 33ns RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲(chǔ)類型:Flash 存儲(chǔ)容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類型: 接口類型:SPI 訪問時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| SST49LF080A | 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:8 Mbit LPC Flash |
| SST49LF080A_06 | 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:8 Mbit LPC Flash |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。