參數(shù)資料
型號: SST49LF004A
廠商: Silicon Storage Technology, Inc.
英文描述: 2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
中文描述: 2兆位/ 3兆/ 4兆位/ 8兆固件集線器
文件頁數(shù): 10/36頁
文件大?。?/td> 412K
代理商: SST49LF004A
10
Advance Information
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
2001 Silicon Storage Technology, Inc.
S71161-06-000
9/01
504
Data Protection
The SST49LF00xA device provides both hardware and
software features to protect nonvolatile data from inadvert-
ent writes.
Hardware Data Protection
Noise/Glitch Protection: A WE# pulse of less than 5 ns will
not initiate a Write cycle.
V
DD
Power Up/Down Detection: The Write operation is
inhibited when V
DD
is less than 1.5V.
Write Inhibit Mode: Forcing OE# low, WE# high will inhibit
the Write operation. This prevents inadvertent writes during
power-up or power-down.
Software Data Protection (SDP)
The SST49LF00xA provides the JEDEC approved Soft-
ware Data Protection scheme for all data alteration opera-
tion, i.e., program and erase. Any Program operation
requires the inclusion of a series of three byte sequence.
The three byte-load sequence is used to initiate the Pro-
gram operation, providing optimal protection from inadvert-
ent Write operations, e.g., during the system power-up or
power-down. Any Erase operation requires the inclusion of
six byte load sequence. The SST49LF00xA device is
shipped with the Software Data Protection permanently
enabled. See Table 10 for the specific software command
codes. During SDP command sequence, invalid com-
mands will abort the device to read mode, within T
RC
.
Electrical Specifications
The AC and DC specifications for the FWH Interface sig-
nals (FWH[3:0], CLK, FWH4, and RST#) as defined in
Section 4.2.2 of the
PCI Local Bus Specification, Rev. 2.1
.
Refer to Table 11 for the DC voltage and current specifica-
tions. Refer to the tables on pages 20 through 24 for the AC
timing specifications for Clock, Read/Write, and Reset
operations.
Product Identification
The product identification mode identifies the device as the
SST49LF00xA and manufacturer as SST.
Design Considerations
SST recommends a high frequency 0.1 μF ceramic capacitor
to be placed as close as possible between V
DD
and V
SS
less
than 1 cm away from the V
DD
pin of the device. Additionally, a
low frequency 4.7 μF electrolytic capacitor from V
DD
to V
SS
should be placed within 1 cm of the V
DD
pin. If you use a
socket for programming purposes add an additional 1-10 μF
next to each socket.
The RST# pin must remain stable at V
IH
for the entire dura-
tion of an Erase operation. WP# must remain stable at V
IH
for
the entire duration of the Erase and Program operations for
non-Boot Block sectors. To write data to the top Boot Block
sectors, the TBL# pin must also remain stable at V
IH
for the
entire duration of the Erase and Program operations.
TABLE
7: P
RODUCT
I
DENTIFICATION
Byte
0000H
Data
BFH
JEDEC ID
Address
Location
FFBC0000H
Manufacturer’s ID
Device ID
SST49LF002A
SST49LF003A
SST49LF004A
SST49LF008A
0001H
0001H
0001H
0001H
57H
1BH
60H
5AH
FFBC0001H
FFBC0001H
FFBC0001H
FFBC0001H
T7.5 504
相關(guān)PDF資料
PDF描述
SST49LF004A-33-4C-NH 2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF004A-33-4C-WH 2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF008A 2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF008A-33-4C-NH 2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF008A-33-4C-WH 2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SST49LF004A-33-4C-NH 制造商:Silicon Storage Technology (SST) 功能描述:NOR Flash, 512K x 8, 32 Pin, Plastic, PLCC
SST49LF004A-33-4C-WH 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF004B 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:4 Mbit Firmware Hub
SST49LF004B_06 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:4 Mbit Firmware Hub
SST49LF004B_10 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:4 Mbit Firmware Hub