- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365697 > SST34HF1602D-70-4C-L1SE (Silicon Storage Technology, Inc.) 16 Mbit Concurrent SuperFlash + 2/4/8 Mbit SRAM ComboMemory PDF資料下載
參數(shù)資料
| 型號： | SST34HF1602D-70-4C-L1SE |
| 廠商： | Silicon Storage Technology, Inc. |
| 元件分類： | 組合存儲器 |
| 英文描述： | 16 Mbit Concurrent SuperFlash + 2/4/8 Mbit SRAM ComboMemory |
| 中文描述： | 16兆兆位并行的SuperFlash 2/4/8 SRAM的ComboMemory |
| 文件頁數(shù)： | 2/38頁 |
| 文件大小： | 488K |
| 代理商： | SST34HF1602D-70-4C-L1SE |
第1頁當前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
2
Advance Information
16 Mbit Concurrent SuperFlash + 2/4/8 Mbit SRAM ComboMemory
SST34HF1602C / SST34HF1622C / SST34HF1642C
SST34HF1642D / SST34HF1682D / SST34HF1622S / SST34HF1642S
2004 Silicon Storage Technology, Inc.
S71256-00-000
3/04
protect
SST34HF16x2C/D/S devices contain on-chip hardware
and software data protection schemes.
against
inadvertent
flash
write,
the
The flash and (P)SRAM operate as two independent mem-
ory banks with respective bank enable signals. The mem-
ory bank selection is done by two bank enable signals. The
(P)SRAM bank enable signals, BES1# and BES2, select
the (P)SRAM bank (BES1# and BES2 are NC for
SST34HF1602C). The flash memory bank enable signal,
BEF#, has to be used with Software Data Protection (SDP)
command sequence when controlling the Erase and Pro-
gram operations in the flash memory bank. The memory
banks are superimposed in the same memory address
space where they share common address lines, data lines,
WE# and OE# which minimize power consumption and
area.
Designed, manufactured, and tested for applications requir-
ing low power and small form factor, the SST34HF16x2C/
D/S are offered in both commercial and extended tempera-
tures and a small footprint package to meet board space
constraint requirements. See Figures 3 and 4 for pin
assignments.
Device Operation
The SST34HF16x2C/D/S uses BES1#, BES2 and BEF#
to control operation of either the flash or the (P)SRAM
memory bank. When BEF# is low, the flash bank is acti-
vated for Read, Program or Erase operation. When BES1#
is low, and BES2 is high the (P)SRAM is activated for Read
and Write operation. BEF# and BES1# cannot be at low
level, and BES2 cannot be at high level at the same time.
If
all bank enable signals are asserted, bus contention
will result and the device may suffer permanent dam-
age.
All address, data, and control lines are shared by flash
and (P)SRAM memory banks which minimizes power con-
sumption and loading. The device goes into standby when
BEF# and BES1# bank enables are raised to V
IHC
(Logic
High) or when BEF# is high and BES2 is low.
Concurrent Read/Write Operation
Dual bank architecture of SST34HF16x2C/D/S devices
allows the Concurrent Read/Write operation whereby the
user can read from one bank while programming or eras-
ing in the other bank. This operation can be used when the
user needs to read system code in one bank while updat-
ing data in the other bank. See Figures 1 and 2 for dual-
bank memory organization.
Note:
For the purposes of this table, write means to Block-, Sector,
or Chip-Erase, or Word-/Byte-Program as applicable to the
appropriate bank.
Flash Read Operation
The Read operation of the SST34HF16x2C/D/S is con-
trolled by BEF# and OE#, both have to be low for the sys-
tem to obtain data from the outputs. BEF# is used for
device selection. When BEF# is high, the chip is dese-
lected and only standby power is consumed. OE# is the
output control and is used to gate data from the output pins.
The data bus is in high impedance state when either BEF#
or OE# is high. Refer to the Read cycle timing diagram for
further details (Figure 8).
C
ONCURRENT
R
EAD
/W
RITE
S
TATES
Flash
(P)SRAM
No Operation
No Operation
Read
Read
Write
Write
Bank 1
Read
Write
Write
No Operation
Write
No Operation
Bank 2
Write
Read
No Operation
Write
No Operation
Write
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SST34HF1602D-70-4C-LPE | 16 Mbit Concurrent SuperFlash + 2/4/8 Mbit SRAM ComboMemory |
| SST34HF1622D-70-4C-L1PE | 16 Mbit Concurrent SuperFlash + 2/4/8 Mbit SRAM ComboMemory |
| SST34HF1682D-70-4C-L1PE | 16 Mbit Concurrent SuperFlash + 2/4/8 Mbit SRAM ComboMemory |
| SST34HF1602S-70-4C-L1PE | 16 Mbit Concurrent SuperFlash + 2/4/8 Mbit SRAM ComboMemory |
| SST34HF1622S-70-4C-L1PE | 16 Mbit Concurrent SuperFlash + 2/4/8 Mbit SRAM ComboMemory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SST34HF1602D-70-4C-LPE | 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:16 Mbit Concurrent SuperFlash + 2/4/8 Mbit SRAM ComboMemory |
| SST34HF1602D-70-4C-LSE | 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:16 Mbit Concurrent SuperFlash + 2/4/8 Mbit SRAM ComboMemory |
| SST34HF1602D-70-4E-B1PE | 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:16 Mbit Concurrent SuperFlash + 2/4/8 Mbit SRAM ComboMemory |
| SST34HF1602D-70-4E-B1SE | 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:16 Mbit Concurrent SuperFlash + 2/4/8 Mbit SRAM ComboMemory |
| SST34HF1602D-70-4E-L1PE | 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:16 Mbit Concurrent SuperFlash + 2/4/8 Mbit SRAM ComboMemory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。