sele" />
參數(shù)資料
型號(hào): SSM2604CPZ-REEL
廠商: Analog Devices Inc
文件頁(yè)數(shù): 7/28頁(yè)
文件大?。?/td> 0K
描述: IC AUDIO CODEC LP 20-LFCSP
標(biāo)準(zhǔn)包裝: 5,000
類型: 立體聲音頻
數(shù)據(jù)接口: 串行
分辨率(位): 24 b
ADC / DAC 數(shù)量: 2 / 2
三角積分調(diào)變: 無(wú)
S/N 比,標(biāo)準(zhǔn) ADC / DAC (db): 90 / 100
電壓 - 電源,模擬: 1.8 V ~ 3.6 V
電壓 - 電源,數(shù)字: 1.5 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 20-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 20-LFCSP-VQ
包裝: 帶卷 (TR)
Data Sheet
SSM2604
Rev. A | Page 15 of 28
SOFTWARE CONTROL INTERFACE
The software control interface provides access to the user-
selectable control registers and can operate with a 2-wire (I2C)
interface.
Within each control register is a control data-word consisting
of 16 bits, MSB first. Bit D15 to Bit D9 are the register map
address, and Bit D8 to Bit D0 are register data for the associated
register map.
SDIN generates the serial control data-word; SCLK clocks the
serial data,
The device address for the SSM2604 is 0011010.
CONTROL REGISTER SEQUENCING
1. Enable all of the necessary power management bits of
Register R6 with the exception of the out bit (Bit D4). The
out bit should be set to 1 until the final step of the control
register sequence.
2. After the power management bits are set, program all other
necessary registers, with the exception of the active bit
[Register R9, Bit D0] and the out bit of the power
management register.
3. As described in the Digital Core section of the Theory of
Operation, insert enough delay time to charge the VMID
decoupling capacitor before setting the active bit [Register
R9, Bit D0].
4. Finally, to enable the DAC output path of the SSM2603, set
the out bit of Register R6 to 0.
P
9
8
1 TO 7
9
8
1 TO 7
9
8
1 TO 7
S
SDIN
SCLK
START
ADDR
R/W
ACK
SUBADDRESS
ACK
STOP
DATA
06
97
8-
01
9
Figure 24. 2-Wire I2C Generalized Clocking Diagram
WRITE
SEQUENCE
READ
SEQUENCE
SA1
A7
A0
A(S)
S
D15
D9
0
01
0P
0
...
A1
A7
A0
A(S)
...
D0
D8
D7
A(M)
...
D0
D7
P
...
DEVICE
ADDRESS
DEVICE
ADDRESS
REGISTER
ADDRESS
SA1
A7
A0
A(S)
D15
D9
D8
0
...
DEVICE
ADDRESS
REGISTER
ADDRESS
REGISTER
DATA
(SLAVE DRIVE)
REGISTER
DATA
S/P = START/STOP BIT.
A0 = I2C R/W BIT.
A(S) = ACKNOWLEDGE BY SLAVE.
A(M) = ACKNOWLEDGE BY MASTER.
A(M) = ACKNOWLEDGE BY MASTER (INVERSION).
06
97
8-
0
22
Figure 25. I2C Write and Read Sequences
相關(guān)PDF資料
PDF描述
SY100E195JY TR IC DELAY LINE 128TAP 28-PLCC
SY100EP195VTI TR IC DELAY LINE 1024TAP 32-TQFP
SY100EP196VTI TR IC DELAY LINE 1024TAP 32-TQFP
SY10E196JZ TR IC DELAY LINE 7TAP 28-PLCC
SY10EL1189ZC TR IC DRIVER CABLE LOOP CIRC 16SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SSM2604CPZ-REEL7 功能描述:IC AUDIO CODEC LP 20-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率(位):18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源,模擬:2.6 V ~ 3.3 V 電壓 - 電源,數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP(7x7) 包裝:帶卷 (TR)
SSM2604-EVALZ 功能描述:BOARD EVAL SSM2604 RoHS:是 類別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
SSM2605GY 制造商:SSC 制造商全稱:Silicon Standard Corp. 功能描述:P-CHANNEL ENHANCEMENT MODE POWER MOSFET
SSM26PT 制造商:CHENMKO 制造商全稱:Chenmko Enterprise Co. Ltd. 功能描述:SCHOTTKY BARRIER RECTIFIER
SSM2761P-A 制造商:SSC 制造商全稱:Silicon Standard Corp. 功能描述:N-CHANNEL ENHANCEMENT MODE POWER MOSFET