I2C CONFIGURATION INTERFACE OVERVIEW <" />
參數(shù)資料
型號(hào)： SSM2518CPZ-RL
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 15/48頁(yè)
文件大小： 0K
描述： IC AMP AUD PWR 2C STER D 20LFCSP
標(biāo)準(zhǔn)包裝： 5,000
類型： D 類
輸出類型： 2 通道（立體聲）
在某負(fù)載時(shí)最大輸出功率 x 通道數(shù)量： 2.5W x 2 @ 4 歐姆
電源電壓： 2.5 V ~ 5.5 V
特點(diǎn)： 消除爆音，數(shù)字輸入，I²C，I²S，靜音，短路和熱保護(hù)，關(guān)機(jī)，音量控制
安裝類型： 表面貼裝
供應(yīng)商設(shè)備封裝： 20-LFCSP-WQ（4x4）
封裝/外殼： 20-WFQFN 裸露焊盤，CSP
包裝： 帶卷 (TR)
SSM2518
Data Sheet
Rev. A | Page 22 of 48
I2C CONFIGURATION INTERFACE
OVERVIEW
The SSM2518 supports a 2-wire serial (I2C-compatible) micro-
processor bus driving multiple peripherals. Two pins, serial data
(SDA) and serial clock (SCL), carry information between the
SSM2518 and the system I2C master controller. The SSM2518
is always a slave on the bus, meaning it cannot initiate a data
transfer. Each slave device is recognized by a unique device
address. The device address byte format is shown in Figure 31.
The address resides in the first seven bits of the I2C write. The
LSB of this byte sets either a read or write operation.
Logic Level 1 corresponds to a read operation, and Logic Level 0
corresponds to a write operation. The full byte addresses are
shown in Figure 3, where the subaddresses are automatically
incremented at word boundaries and can be used for writing
large amounts of data to contiguous memory locations. This
increment happens automatically after a single word write
unless a stop condition is encountered. A data transfer is always
terminated by a stop condition.
Both SDA and SCL should have a 2.2 kΩ pull-up resistor on the
lines connected to them.
BIT 0
BIT 1
BIT 2
BIT 3
BIT 4
BIT 5
BIT 6
BIT 7
01
101
ADDR
0
R/W
10
242-
033
Figure 31. I2C Device Address Byte Format
Addressing
Initially, each device on the I2C bus is in an idle state,
monitoring the SDA and SCL lines for a start condition and
the proper address. The I2C master initiates a data transfer by
establishing a start condition, defined by a high-to-low transition
on SDA while SCL remains high. This indicates that an
address/data stream follows. All devices on the bus respond to
the start condition and shift the next eight bits (the 7-bit
address plus the R/W bit) MSB first. The device that recognizes
the transmitted address responds by pulling the data line low
during the ninth clock pulse. The device address is determined
by the state of the ADDR pin. This ninth bit is known as an
acknowledge bit. All other devices withdraw from the bus at
this point and return to the idle condition. The R/W bit
determines the direction of the data. A Logic 0 on the LSB of
the first byte means that the master writes information to the
peripheral, whereas a Logic 1 means that the master reads
information from the peripheral after writing the subaddress
and repeating the start address. A data transfer takes place until
a stop condition is encountered. A stop condition occurs when
SDA transitions from low to high while SCL is held high. The
timing for the I2C port is shown in
Stop and start conditions can be detected at any stage during the
data transfer. If these conditions are asserted out of sequence with
normal read and write operations, the SSM2518 immediately
jumps to the idle condition. During a given SCL high period,
the user should issue only one start condition, one stop condition,
or a single stop condition followed by a single start condition. If
an invalid subaddress is issued by the user, the SSM2518 does
not issue an acknowledge and returns to the idle condition. If
the user exceeds the highest subaddress while in auto-increment
mode, one of two actions is taken. In read mode, the SSM2518
outputs the highest subaddress register contents until the master
device issues a no acknowledge, indicating the end of a read. A
no acknowledge condition is where the SDA line is not pulled
low on the ninth clock pulse of SCL. If the highest subaddress
location is reached while in write mode, the data for the invalid
byte is not loaded into any subaddress register, a no acknowledge
is issued by the SSM2518, and the part returns to the idle
condition.
I2C Read and Write Operations
Figure 33 shows the timing of a single word write operation.
Every ninth clock, the SSM2518 issues an acknowledge by
pulling SDA low.
Figure 34 shows the timing of a burst mode write sequence.
This figure shows an example where the target destination
registers are two bytes. The SSM2518 knows to increment its
subaddress register every byte because the requested subaddress
corresponds to a register or memory area with a byte word
length.
The timing of a single word read operation is shown in
Figure 35. Note that the first R/W bit is 0, indicating a write
operation. This is because the subaddress still needs to be
written to set up the internal address. After the
acknowledges the receipt of the subaddress, the master must
issue a repeated start command followed by the chip address
byte with the R/
W bit set to 1 (read). This causes the
SDA to reverse and begin driving data back to the master. The
master then responds every ninth pulse with an acknowledge
pulse to the
.
Figure 36 shows the timing of a burst mode read sequence. This
figure shows an example where the target destination registers
are two bytes. The SSM2518 knows to increment its subaddress
register every byte because the requested subaddress corresponds
to a register or memory area with a byte word length.
相關(guān)PDF資料
PDF描述
VI-J7V-MY-B1 CONVERTER MOD DC/DC 5.8V 50W
MS27468T13B35B CONN HSG RCPT 22POS JAM NUT SCKT
SSM2804CBZ-RL IC AMP AUDIO DR 30-WLSCP
VI-J7T-MY-B1 CONVERTER MOD DC/DC 6.5V 50W
MS27484T12B3SLC CONN HSG PLUG 3POS STRGHT SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SSM2519ACBZ-R7 功能描述:音頻放大器 Digital PDM Filterless Class D Mono Amp RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel
SSM2519ACBZ-RL 功能描述:音頻放大器 Digital PDM Filterless Class D Mono Amp RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel
SSM2529ACBZ-R7 功能描述:音頻放大器 Digital Input Mono ClassD Audio Amp RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel
SSM2529ACBZ-RL 功能描述:音頻放大器 Digital Input Mono ClassD Audio Amp RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel
SSM2537ACBZ-R7 功能描述:音頻放大器 PDM Digital Input Mono 2.5 W Class D Au RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*