- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄219717 > SPT7850SCD (SIGNAL PROCESSING TECHNOLOGIES) 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP28 PDF資料下載
參數(shù)資料
| 型號(hào)： | SPT7850SCD |
| 廠商： | SIGNAL PROCESSING TECHNOLOGIES |
| 元件分類： | ADC |
| 英文描述： | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP28 |
| 封裝： | 0.300 INCH, CERDIP-28 |
| 文件頁數(shù)： | 8/12頁 |
| 文件大?。?/td> | 95K |
| 代理商： | SPT7850SCD |
SPT
5
2/10/98
SPT7850
SPECIFICATION DEFINITIONS
APERTURE DELAY
Aperture delay represents the point in time, relative to the
rising edge of the CLOCK input, that the analog input is
sampled.
APERTURE JITTER
The variations in aperture delay for successive samples.
DIFFERENTIAL GAIN (DG)
A signal consisting of a sine wave superimposed on various
DC levels is applied to the input. Differential gain is the
maximum variation in the sampled sine wave amplitudes at
these DC levels.
DIFFERENTIAL PHASE (DP)
A signal consisting of a sine wave superimposed on various
DC levels that is applied to the input. Differential phase is the
maximum variation in the sampled sine wave phases at these
DC levels.
EFFECTIVE NUMBER OF BITS (ENOB)
SINAD = 6.02N + 1.76, where N is equal to the effective
number of bits.
N =
SINAD - 1.76
6.02
INPUT BANDWIDTH
Small signal (50 mV) bandwidth (3 dB) of analog input stage.
DIFFERENTIAL NONLINEARITY (DNL)
Error in the width of each code from its theoretical value.
(Theoretical = VFS/2N)
INTEGRAL NONLINEARITY (INL)
Linearity error refers to the deviation of each individual code
(normalized) from a straight line drawn from -Fs through +Fs.
The deviation is measured from the edge of each particular
code to the true straight line.
OUTPUT DELAY
Time between the clock's triggering edge and output data
valid.
SIGNAL-TO-NOISE RATIO (SNR)
The ratio of the fundamental sinusoid power to the total noise
power. Harmonics are excluded.
SIGNAL-TO-NOISE AND DISTORTION (SINAD)
The ratio of the fundamental sinusoid power to the total noise
and distortion power.
TOTAL HARMONIC DISTORTION (THD)
The ratio of the total power of the first 9 harmonics to the
power of the measured sinusoidal signal.
SPURIOUS FREE DYNAMIC RANGE (SFDR)
The ratio of the fundamental sinusoidal amplitude to the
single largest harmonic or spurious signal.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SD-14592F4-102 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDMA36 |
| SD-14592F4-104 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDMA36 |
| SD-14592F4-112 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDMA36 |
| SD-14592F4-114 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDMA36 |
| SD-14592F4-115 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDMA36 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SPT7850SCN | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:10-BIT, 20 MSPS, 140 mW A/D CONVERTER |
| SPT7850SCT | 制造商:CADEKA 制造商全稱:CADEKA 功能描述:10-BIT, 20 MSPS, 140 mW A/D CONVERTER |
| SPT7850SIS | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:10-BIT, 20 MSPS, 140 mW A/D CONVERTER |
| SPT7851 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10-BIT, 20 MSPS, 79 mW A/D CONVERTER |
| SPT7851SCT | 功能描述:直流/直流開關(guān)轉(zhuǎn)換器 RoHS:否 制造商:STMicroelectronics 最大輸入電壓:4.5 V 開關(guān)頻率:1.5 MHz 輸出電壓:4.6 V 輸出電流:250 mA 輸出端數(shù)量:2 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。