參數(shù)資料
型號(hào): SPT5240
廠商: Fairchild Semiconductor Corporation
英文描述: 10-bit, 400 MWPS Current Output Digital-to-Analog Converter
中文描述: 10位,400 MWPS電流輸出數(shù)字模擬轉(zhuǎn)換器
文件頁(yè)數(shù): 8/10頁(yè)
文件大?。?/td> 102K
代理商: SPT5240
8
REV. 1 June 2003
DATA SHEET
SPT5240
Typical Interface Circuit
The SPT5240 requires few external components to achieve
the stated performance. Figure 2 shows the typical interface
requirements when used in normal circuit operation. The
following sections provide descriptions of the major
functions and outline performance criteria to consider for
achieving optimal performance.
Digital Inputs
The SPT5240 has a 10-bit-wide parallel data input designed
to work at +3.3V CMOS levels. Fast edges and low
transients provide for improved performance.
Clock Input
The SPT5240 is driven by a single-ended clock circuit. In
order to achieve best performance at the highest throughput,
a clock generation circuit should provide fast edges
and low jitter.
Input Protection
All I/O pads are protected with an on-chip protection circuit.
This circuit provides robust ESD protection in excess of
3,000 volts, in human body model, without sacrificing speed.
Power Supplies and Grounding
The SPT5240 may be operated in the range of 3.0 to 3.6
volts. Normal operation is recommended to be separate
analog and digital supplies operating at +3.3 volts. All
power supply pins should be bypassed as close to the
package as possible with the smallest capacitor closest to
the device. Analog and digital ground planes should be
connected together with a ferrite bead as shown in Figure 2
and as close to the DAC as possible.
Sleep Mode
To conserve power, the SPT5240 incorporates a power down
function. This function is controlled by the signal on
pin PWD. When PWD is set high, the SPT5240 enters the
sleep mode. The analog outputs are both set to zero current
output, resulting in less than 10mA current draw from
the analog supply. For minimum power dissipation, data
and clock inputs should be set to logic low or logic high.
Reference
The SPT5240 utilizes an on-chip bandgap reference to set
full-scale output current level. The current reference to the
DAC circuitry is set by the external resistance value between
the I
SET
pin and analog ground.
Figure 2: Typical Interface Circuit Diagram
50
50
R
SET
Clock In
I
OUT
Adjust
Sleep
Mode
Select
D
D
D
A
A
D
IO
P
Data Bus
CLK
I
SET
PWD
IO
N
VO
P
VO
N
SPT5240
10-bit
0.01
μ
F
0.1
μ
F
10
μ
F
+D3.3V
0.01
μ
F
0.1
μ
F
10
μ
F
+A3.3V
+
+
FB
Notes:
1. FB = Ferrite Bead across analog and digital ground planes.
Place as close to DAC as feasible.
2. Minimum resistance (R
) from I
SET
to ground relsults
in maximum current output.
3. PWD pin has an internal pull-down resistor.
Set pin high to initate sleep mode.
4. Outputs (IO
P
and IO
N
) require minimum 5
load.
相關(guān)PDF資料
PDF描述
SPT5400 13-BIT, OCTAL VOLTAGE-OUTPUT DAC WITH PARALLEL INTERFACE
SPT5400SCP 13-BIT, OCTAL VOLTAGE-OUTPUT DAC WITH PARALLEL INTERFACE
SPT5420 13-BIT, OCTAL D/A CONVERTER
SPT5420SIM 13-BIT, OCTAL D/A CONVERTER
SPT5510 16-BIT, 200 MWPS ECL D/A CONVERTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SPT5240SIT 功能描述:數(shù)模轉(zhuǎn)換器- DAC 10BIT 400MWPS 3V DaC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
SPT5240SIT_Q 功能描述:數(shù)模轉(zhuǎn)換器- DAC 10BIT 400MWPS 3V DaC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
SPT5303 制造商:SSDI 制造商全稱:Solid States Devices, Inc 功能描述:200 WATT NPN SILICON POWER TRANSISTOR
SPT5310 制造商:CADEKA 制造商全稱:CADEKA 功能描述:12-BIT, 250 MWPS ECL D/A CONVERTER
SPT5310SIN 制造商:CADEKA 制造商全稱:CADEKA 功能描述:12-BIT, 250 MWPS ECL D/A CONVERTER