- 您現在的位置：買賣IC網 > PDF目錄373488 > SPMC802B-PD05 (Electronic Theatre Controls, Inc.) 32-pin General Purpose Microcontroller (OTP) PDF資料下載
參數資料
| 型號： | SPMC802B-PD05 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 32-pin General Purpose Microcontroller (OTP) |
| 中文描述： | 32引腳的通用微控制器（檢察官） |
| 文件頁數： | 11/27頁 |
| 文件大?。?/td> | 1041K |
| 代理商： | SPMC802B-PD05 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
SPMC802B
recover the normal operation from the next address of STOP
mode interrupt point with 1024 f
TM1
clock cycle recovery time for
stable oscillation. To confirm the external interrupt events can
wake up the system, the corresponding interrupt enable bits must
be set before entering the STOP mode.
There are two write paths. One is come from direct write mode
through address $0008, another is come from indexed write mode
through indexed address $08. The purpose for the dual write
paths is for backward compatibility. The option incap is used to
inhibit the STOP function coming from the direct write cycle of
SNW to improve the system reliability. The indexed write for this
register will be described in detail later.
5.10. Reset
There are five kinds of reset resource for the system, Power On
Reset (POR), External Reset (PB4), Low Voltage Reset (LVR),
Watchdog Timer Reset (WDT), and Illegal Address Reset (IAR).
These reset sources can be concluded as external events and
internal events. The external events are come from the power
line, or external trigger event. The internal events are come from
the program exceptions or internal software reset event.
5.11. Reset Management Registers
There are four registers implemented for reset event management,
Stack Limit Register (SLR), System Guard Register (SGR),
System Control Register (SCR), and System Stop & Wait Register
(SNW). The read of these registers uses direct access.
Reading the registers through page 0 addresses can get the
contents directly. A specific write cycle, named indexed write
cycle, is implemented to have higher reliability of content updates.
The indexed addresses for these registers are same as the direct
addresses used in read cycle.
5.11.1. Indexed write cycle
The procedure of indexed write cycle is formed with two
consecutive write cycle of page 0. Only a write with address
$003E, called write-index cycle, followed with a write with address
$003F, called write-data cycle, can program the reset
management registers. The intersections in between these two
write cycles are allowed only for the code pre-fetches, means
ROM area read cycles. If a ROM-write cycle or an access cycle
neither a ROM-read cycle nor a write-data cycle is executed after
the write-index cycle, the indexed write cycle will be abnormal
terminated without any data updates on these registers.
To prevent abnormal termination of the indexed write cycle,
programmers should handle the cycle much carefully. The
interrupts should be disabled to prevent unpredicted intersections.
Sunplus Technology Co., Ltd.
Proprietary & Confidential
11
AUG. 07, 2002
Version: 1.0
相關PDF資料 |
PDF描述 |
|---|---|
| SPMC802B-PD06 | 32-pin General Purpose Microcontroller (OTP) |
| SPMC802B-PD08 | 32-pin General Purpose Microcontroller (OTP) |
| SPMC802B-PD09 | 32-pin General Purpose Microcontroller (OTP) |
| SPMC802B-PD11 | 32-pin General Purpose Microcontroller (OTP) |
| SPMC802B-PS04 | 32-pin General Purpose Microcontroller (OTP) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SPMC802B-PD06 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-pin General Purpose Microcontroller (OTP) |
| SPMC802B-PD08 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-pin General Purpose Microcontroller (OTP) |
| SPMC802B-PD09 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-pin General Purpose Microcontroller (OTP) |
| SPMC802B-PD11 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-pin General Purpose Microcontroller (OTP) |
| SPMC802B-PS04 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-pin General Purpose Microcontroller (OTP) |
發(fā)布緊急采購，3分鐘左右您將得到回復。