- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299919 > SP9504JP QUAD, PARALLEL, WORD INPUT LOADING, 4 us SETTLING TIME, 12-BIT DAC, PDIP28 PDF資料下載
參數(shù)資料
| 型號： | SP9504JP |
| 元件分類： | DAC |
| 英文描述： | QUAD, PARALLEL, WORD INPUT LOADING, 4 us SETTLING TIME, 12-BIT DAC, PDIP28 |
| 封裝： | 0.600 INCH, PLASTIC, DIP-28 |
| 文件頁數(shù)： | 10/11頁 |
| 文件大?。?/td> | 184K |
| 代理商： | SP9504JP |
SP9504DS/03
SP9504 Quad, 12-Bit, Voltage Output D/A Converter
Copyright 2000 Sipex Corporation
8
Figure 4. Timing
Figure 3. Latch Control Options — (a) Semi–Transparent Latch Mode; (b) Fully–Transparent Latch Mode
on-reset. Using this feature, the SP9504 can be
configured such that during power-up, the
second register will be digitally “zeroed”,
producing a zero volt output at each of the four
DAC outputs. This is achieved by powering the
unit up with XFER in a high state. Thus, with no
external circuitry, the SP9504 can be powered
up with the analog outputs at a known, zero volt
output level.
TEMPORARILY FORCING
ALL DAC OUTPUTS TO 0V
Set WR1=1, CS=1, WR2=0, XFER=0. The DAC
registers can be temporarily forced to 1000 0000
0000 by bringing the CLR pin low. This will
force the DAC outputs to 0V, while the CLR pin
remains low. When the CLR pin is brought back
high, the digital code at the DAC registers will
again appear at the DAC's digital inputs, and the
analog outputs will return to their previousvalues.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
VOUT4
VSS
VDD
CLR
REF IN
GND
B1/B2
A0
A1
XFER
WR2
WR1
CS
VOUT1
VOUT3
DB0
DB1
DB2
DB3
DB4
DB5
DB6
DB7
DB8
DB9
DB10
(MSB) DB11
VOUT2
SP9504
+5V –5V
12–Bit
Data
Bus
VOUT4
VOUT3
VOUT1
VOUT2
+3V
Reference
GND
Address
Decode &
Control
DAC Strobe
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
VOUT4
VSS
VDD
CLR
REF IN
GND
B1/B2
A0
A1
XFER
WR2
WR1
CS
VOUT1
VOUT3
DB0
DB1
DB2
DB3
DB4
DB5
DB6
DB7
DB8
DB9
DB10
(MSB) DB11
VOUT2
SP9504
+5V –5V
12–Bit
Data
Bus
VOUT4
VOUT3
VOUT1
VOUT2
+3V
Reference
GND
Address
Decode &
Control
(a)
(b)
H
L
H
L
H
L
CLR
XFER
WR2
140ns, t
H
L
H
L
H
L
WR2
CS
WR1
140ns, t
Data Transfer from
Input Register to DAC's
Loads Input Data to
First Set of Latches
WR
XFER
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SP9504KS | QUAD, PARALLEL, WORD INPUT LOADING, 4 us SETTLING TIME, 12-BIT DAC, PDSO28 |
| SP98608BDG | PARALLEL, 8 BITS INPUT LOADING, 0.002 us SETTLING TIME, 8-BIT DAC, CDIP24 |
| SPAKD56366PV120 | 24-BIT, 120 MHz, OTHER DSP, PQFP144 |
| SPB3 | RECTANGULAR CONNECTOR |
| SPB4 | RECTANGULAR CONNECTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SP9504JS | 制造商:SIPEX 制造商全稱:Sipex Corporation 功能描述:Quad, 12-Bit, Voltage Output D/A Converter |
| SP9504KP | 制造商:SIPEX 制造商全稱:Sipex Corporation 功能描述:Quad, 12-Bit, Voltage Output D/A Converter |
| SP9504KS | 制造商:SIPEX 制造商全稱:Sipex Corporation 功能描述:Quad, 12-Bit, Voltage Output D/A Converter |
| SP959B | 制造商:SIPAT 制造商全稱:SIPAT 功能描述:DECT RF Filters |
| SP959B01-TD01 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:China Electronics Technology Group Corporation No.26 Research Institute |
發(fā)布緊急采購，3分鐘左右您將得到回復。