- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385854 > SP301 12-Bit, 12MHz CCD/CIS SIGNAL PROCESSOR PDF資料下載
參數(shù)資料
| 型號： | SP301 |
| 英文描述： | 12-Bit, 12MHz CCD/CIS SIGNAL PROCESSOR |
| 中文描述： | 12位，12MHz的防治荒漠化公約/ CIS信號處理器 |
| 文件頁數(shù)： | 12/16頁 |
| 文件大?。?/td> | 199K |
| 代理商： | SP301 |
12
VSP3010
resistance, V
D
is the droop across C
IN
and V
ERROR
is the
difference between V
S
and V
CLAMP
. The nominal value of
R
SW
is 4k
plus the driver’s impedance. 0.1V should be
tolerable for V
ERROR
and still keep the VSP3010 working
properly.
C
MIN
= ( I/V
ERROR
) t
where, I is 10nA, the typical leakage current of the VSP3010
input circuitry and t is the time between clamp pulses.
PROGRAMMING THE VSP3010
The VSP3010 consists of three CCD or CIS channels and a
12-bit A/D converter. Each channel (red, green, and blue) has
its own 8-bit offset and 5-bit gain adjustable registers to be
programmed by the user. There is also a 7-bit Configuration
Register on-chip to program the different operation modes.
These registers are as follows:
ADDRESS
A2
A1
A0
REGISTER
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Configuration Register (7-Bit)
Red Channel Offset Register (8-Bit)
Green Channel Offset Register (8-Bit)
Blue Channel Offset Register (8-Bit)
Red Channel Gain Register (5-Bit)
Green Channel Gain Register (5-Bit)
Blue Channel Gain Reigster (5-Bit)
Reserved
For Reading/Writing to the Configuration Register, the ad-
dress will be:
A2 = ‘0’, A1 = ‘0’, and A0 = ‘0’
Example:
A 3-channel CCD with internal reference V
REF
= 1V (2V
full-scale input), the mode will be:
= > D0 = ‘0’, D1 = ‘0’and D3 = ‘0’
For this example, V
REF
will be 1V.
Bypass V
REF
with 10
μ
F and 0.1
μ
F capacitors when internal
reference mode is used.
Example:
A 1-channel CIS mode (red channel) with external 1.2V
reference:
= > D0 = ‘1’, D1 = X, D2 = ‘1’, D4 = ‘0’ and D5 = ‘0’
For this example, V
REF
will be an input pin, applied with
1.2V. This input will set the full-scale input of the VSP3010
at 2.4V.
Offset Registers
Offset registers control the analog offset input to the channel
prior to the PGA. There is an 8-bit Offset Register on each
channel. The offset range varies from –150mV to +50mV.
The Offset Register uses a Straight Binary code. All ‘0’s
correspond to –150mV and all ‘1’s correspond to +50mV of
the offset adjustment.
PGA Gain Registers
The PGA Gain Registers control the analog gain to the
channels prior to the A/D converter. There is a 5-bit PGA
Gain Register on each channel. The gain range varies from
1 to 4.44 (0dB to +13dB). The PGA Gain Register is a
Straight Binary code. All ‘0’s correspond to analog gain of
0dB and all ‘1’s correspond to the analog gain of 13dB.
OFFSET AND GAIN
CALIBRATION SEQUENCE
DIGITAL OUTPUTS
The digital outputs of the VSP3010 are designed to be
compatible with both high-speed TTL and CMOS logic
families. The driver stage of the digital outputs is supplied
through a separate supply pin, VDRV, which is not con-
nected to the analog supply pins. By adjusting the voltage on
VDRV, the digital output levels will vary respectively.
Thus, it is possible to operate the VSP3010 on a +5V analog
supply while interfacing the digital outputs to 3V logic.
It is recommended to keep the capacitive loading on the data
lines as low as possible (typically less than 15pF). Larger
capacitive loads demanding higher charging current surges
can feed back to the analog portion of the VSP3010 and
influence the performance. If necessary, external buffers or
latches may be used which provide the added benefit of
isolating the VSP3010 from any digital noise activities on
OE
P/S
MODE
0
0
1
1
0
1
0
1
A/D Data Output Enabled, Serial Mode Enabled
Prohibit Mode
A/D Data Output Disabled, Serial Mode Enabled
A/D Data Output Disabled, Parallel Mode Enabled
BIT
LOGIC ‘0’
LOGIC ‘1’
D0
D1
D2
D3
CCD Mode
V
REF
= 1V
Internal Reference
3-Channel, D4 and D5 Disabled
CIS Mode
V
REF
= 1.5V
External Reference
1-Channel, D4 and D5 Enabled
D4
D5
0
0
Red Channel
0
1
Green Channel
1
0
Blue Channel
1
1
Reserved
B > G > R MUX Sequence
Reserved
D6
D7
R > G > B MUX Sequence
Reserved
These Registers can be accessed by either the parallel or
serial port. In the parallel mode, the address and data port are
combined with the ADC data output pins. The data bus is
assigned as D0 to D7 (pin 25 to pin 32) and the address bus
is A0 to A2 (pin 33 to pin 35). In the serial mode, serial data
(SD), serial clock (SCLK), and write signal (WRT pin for
both parallel and serial writing) are assigned. The following
table shows how to access these modes.
Configuration Register
The Configuration Register is designed as follows:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SP3232E | True +3.0V to +5.5V RS-232Transceivers(標(biāo)準(zhǔn)+3.0V 至 +5.5V RS-232收發(fā)器（2發(fā)2收）) |
| SP3243E | Intelligent +3.0V to +5.5V RS-232 Transceivers(智能+3.0V 至 +5.5V RS-232收發(fā)器（3發(fā)5收）) |
| SP3483 | 3.3V Low Power Slew Rate Limited Half-Duplex RS-485/RS-422 Transceiver(3.3V,低功耗，轉(zhuǎn)換速率限制，半雙工RS-485/RS-422收發(fā)器) |
| SP3483CN | +3.3V Low Power Slew Rate Limited Half-Duplex RS-485 Transceiver |
| SP3483CP | +3.3V Low Power Slew Rate Limited Half-Duplex RS-485 Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SP-301 | 功能描述:烙鐵 500W SOLDER POT 120 VOLT RoHS:否 制造商:Weller 產(chǎn)品:Soldering Stations 類型:Digital, Iron, Stand, Cleaner 瓦特:50 W 最大溫度:+ 850 F 電纜類型:US Cord Included |
| SP3010 | 功能描述:烙鐵 SOLDERING TOOL RoHS:否 制造商:Weller 產(chǎn)品:Soldering Stations 類型:Digital, Iron, Stand, Cleaner 瓦特:50 W 最大溫度:+ 850 F 電纜類型:US Cord Included |
| SP3010 | 制造商:3M Electronic Products Division 功能描述:Tools Soldering |
| SP3010_11 | 制造商:LITTELFUSE 制造商全稱:Littelfuse 功能描述:SP3010 Series 0.45pF Rail Clamp Array |
| SP3010-04UTG | 功能描述:TVS二極管陣列 4 Ch 8kV 6V .45pF RoHS:否 制造商:Littelfuse 極性: 通道:4 Channels 擊穿電壓: 鉗位電壓:11.5 V 工作電壓:2.5 V 峰值浪涌電流:20 A 安裝風(fēng)格:SMD/SMT 端接類型:SMD/SMT 系列: 最小工作溫度:- 40 C 最大工作溫度:+ 85 C |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。