- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365668 > SNJ54LV11AFK (Texas Instruments, Inc.) TRIPLE 3-INPUT POSITIVE-AND GATES PDF資料下載
參數(shù)資料
| 型號： | SNJ54LV11AFK |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | TRIPLE 3-INPUT POSITIVE-AND GATES |
| 中文描述： | 三重3輸入陽性與門 |
| 文件頁數(shù)： | 1/6頁 |
| 文件大?。?/td> | 109K |
| 代理商： | SNJ54LV11AFK |
SN54LV11A, SN74LV11A
TRIPLE 3-INPUT POSITIVE-AND GATES
SCES345A – DECEMBER 2000 – REVISED JULY 2001
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
2-V to 5.5-V V
CC
Operation
Typical V
OLP
(Output Ground Bounce)
<0.8 V at V
CC
= 3.3 V, T
A
= 25
°
C
Typical V
OHV
(Output V
OH
Undershoot)
>2.3 V at V
CC
= 3.3 V, T
A
= 25
°
C
Support Mixed-Mode Voltage Operation on
All Ports
I
off
Supports Partial-Power-Down Mode
Operation
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
description
These triple 3-input positive-AND gates are
designed for 2-V to 5.5-V V
CC
operation.
The ’LV11A devices perform the Boolean function
Y
A
B
C or Y
logic.
A
B
C in positive
These
partial-power-down applications using I
off
. The I
off
circuitry
disables
the
damaging current backflow through the devices
when they are powered down.
devices
are
fully
specified
for
outputs,
preventing
ORDERING INFORMATION
TA
PACKAGE
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
SOIC – D
Tube
SN74LV11AD
LV11A
Tape and reel
SN74LV11ADR
–40
°
C to 85
°
C
SOP – NS
Tape and reel
SN74LV11ANSR
74LV11A
SSOP – DB
Tape and reel
SN74LV11ADBR
LV11A
TSSOP – PW
Tape and reel
SN74LV11APWR
LV11A
TVSOP – DGV
Tape and reel
SN74LV11ADGVR
LV11A
CDIP – J
Tube
SNJ54LV11AJ
SNJ54LV11AJ
–55
°
C to 125
°
C
CFP – W
Tube
SNJ54LV11AW
SNJ54LV11AW
LCCC – FK
Tube
SNJ54LV11AFK
SNJ54LV11AFK
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
are available at www.ti.com/sc/package.
Copyright
2001, Texas Instruments Incorporated
SN54LV11A . . . FK PACKAGE
(TOP VIEW)
SN54LV11A . . . J OR W PACKAGE
SN74LV11A . . . D, DB, DGV, NS, OR PW PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
14
13
12
11
10
9
8
1A
1B
2A
2B
2C
2Y
GND
V
CC
1C
1Y
3C
3B
3A
3Y
3
2 1 20 19
9 10 11 12 13
4
5
6
7
8
18
17
16
15
14
1Y
NC
3C
NC
3B
2A
NC
2B
NC
2C
1
1
N
3
3
V
1
2
G
N
NC – No internal connection
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
UNLESS OTHERWISE NOTED this document contains PRODUCTION
DATA information current as of publication date. Products conform to
specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all
parameters.
相關PDF資料 |
PDF描述 |
|---|---|
| SNJ54LV11AJ | TRIPLE 3-INPUT POSITIVE-AND GATES |
| SNJ54LV11AW | TRIPLE 3-INPUT POSITIVE-AND GATES |
| SNJ54LV125AFK | QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS |
| SN54LV125 | MINIATURE POWER RELAY |
| SN54LV125AFK | QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SNJ54LVC00AFK | 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:QUADRUPLE 2-INPUT POSITIVE-NAND GATE |
| SNJ54LVC00AJ | 制造商:Texas Instruments 功能描述:5962-9753301QCA, QUAD 2-IN POS-NAND GATE - Rail/Tube |
| SNJ54LVC00AW | 制造商:Texas Instruments 功能描述: |
| SNJ54LVC02AFK | 制造商:Texas Instruments 功能描述: |
| SNJ54LVC02AW | 制造商:Texas Instruments 功能描述:NOR Gate 4-Element 2-IN CMOS 14-Pin CFPAK Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。