- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373480 > SN74LVT16615 (Texas Instruments, Inc.) 17-Bit GTL/LVT Universal Bus Transceivers With 3-State Outputs(17位GTL/LVT通用總線收發(fā)器帶緩沖時(shí)鐘輸出) PDF資料下載
參數(shù)資料
| 型號： | SN74LVT16615 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 17-Bit GTL/LVT Universal Bus Transceivers With 3-State Outputs(17位GTL/LVT通用總線收發(fā)器帶緩沖時(shí)鐘輸出) |
| 中文描述： | 17位的GTL /小型終端通用總線收發(fā)器與三態(tài)輸出（17位的GTL /小型終端通用總線收發(fā)器帶緩沖時(shí)鐘輸出） |
| 文件頁數(shù)： | 2/9頁 |
| 文件大小： | 187K |
| 代理商： | SN74LVT16615 |
SN74LVT16615
17-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVER
WITH BUFFERED CLOCK OUTPUTS
SCBS264 – MARCH 1993
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
14–2
description (continued)
The SN74LVT16615 is available in TI’s shrink small-outline package (DL), which provides twice the I/O pin count
and functionality of standard small-outline packages in the same printed-circuit-board area.
The SN74LVT16615 is characterized for operation from 0
°
C to 70
°
C.
FUNCTION TABLE
INPUTS
OUTPUT
B
MODE
CEAB
X
OEAB
H
LEAB
X
CLKAB
X
A
X
Z
Latched storage of A data
h d
L
L
L
H or L
X
B0
B0§
L
L
L
L
H or L
X
X
L
H
X
L
Transparent
X
L
H
X
↑
↑
X
H
H
L
L
L
L
L
Clocked storage of A data
L
L
L
H
H
H
L
L
X
B0§
Clock inhibit
A-to-B data flow is shown: B-to-A data flow is similar but uses OEBA, LEBA, CLKBA, and
CEBA.
Output level before the indicated steady-state input conditions were established, provided
that CLKAB was high before LEAB went low.
§Output level before the indicated steady-state input conditions were established.
P
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN74LVT240ADGVRG4 | 3.3-V ABT OCTAL SUFFER/DRIBVER WITH 3-STATE OUTPUTS |
| SN74LVT245BGQNR | 3.3-V ABT OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS |
| SN74LVT32244_07 | 3.3-V ABT 32-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS |
| SN74LVTH16245 | 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS |
| SN74LVTH16245AKR | 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN74LVT16646DGGR | 功能描述:總線收發(fā)器 3.3V ABT 16-Bit Bus Xcvr/Reg RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| SN74LVT16646DL | 功能描述:總線收發(fā)器 3.3V ABT 16-Bit Bus Xcvr/Reg RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| SN74LVT16646DLR | 功能描述:總線收發(fā)器 3.3V ABT 16-Bit Bus Xcvr/Reg RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| SN74LVT16835DGGR | 功能描述:總線收發(fā)器 Replaced by SN74LVTH16835DGGR RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| SN74LVT16835DL | 功能描述:總線收發(fā)器 Replaced by SN74LVTH16835DL RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。