參數(shù)資料
型號： SN74LVC74ADB
廠商： Texas Instruments, Inc.
英文描述： PQ27E A W/ TALITOS
中文描述： 雙上升沿觸發(fā)的D型倒裝有明確和預(yù)置觸發(fā)器
文件頁數(shù)： 5/9頁
文件大小： 130K
代理商： SN74LVC74ADB
SN54LVC74A, SN74LVC74A
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH CLEAR AND PRESET
SCAS287H – JANUARY 1993 – REVISED JUNE 1998
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements over recommended operating free-air temperature range (unless otherwise
noted) (see Figures 1 through 3)
SN74LVC74A
VCC = 1.8 V
±
0.15 V
VCC = 2.5 V
±
0.2 V
VCC = 2.7 V
VCC = 3.3 V
±
0.3 V
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
fclock
Clock frequency
83
100
MHz
tw
Pulse duration
PRE or CLR low
3.3
3.3
ns
CLK high or low
3.3
3.3
tsu
Setup time before CLK
↑
Data
3.4
3
ns
PRE or CLR inactive
2.2
2
th
Hold time, data after CLK
↑
This information was not available at the time of publication.
1
0
ns
switching characteristics over recommended operating free-air temperature range (unless
otherwise noted) (see Figure 3)
SN54LVC74A
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
VCC = 2.7 V
VCC = 3.3 V
±
0.3 V
UNIT
MIN
MAX
MIN
MAX
fmax
83
100
MHz
td
tpd
CLK
Q or Q
6
1
5.2
ns
PRE or CLR
6.4
1
5.4
switching characteristics over recommended operating free-air temperature range (unless
otherwise noted) (see Figures 1 through 3)
SN74LVC74A
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
VCC = 1.8 V
±
0.15 V
VCC = 2.5 V
±
0.2 V
VCC = 2.7 V
VCC = 3.3 V
±
0.3 V
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
fmax
83
100
MHz
tpd
CLK
Q or Q
6
1
5.2
ns
PRE or CLR
6.4
1
5.4
tsk(o)
1
ns
This information was not available at the time of publication.
Skew between any two outputs of the same package switching in the same direction
operating characteristics, T
A
= 25
°
C
PARAMETER
TEST
CONDITIONS
VCC = 1.8 V
±
0.15 V
VCC = 2.5 V
±
0.2 V
VCC = 3.3 V
±
0.3 V
UNIT
TYP
TYP
TYP
Cpd
This information was not available at the time of publication.
Power dissipation capacitance per flip-flop
f = 10 MHz
27
pF
相關(guān)PDF資料
PDF描述
SN54LVC74AFK DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54LVC74AJ DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54LVC74AW DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54LVT125FK 3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS
SN74LVT125DB 3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN74LVC74ADBLE 制造商:Texas Instruments 功能描述:
SN74LVC74ADBR 功能描述:觸發(fā)器 Tri-State Dual RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
SN74LVC74ADBRG4 功能描述:觸發(fā)器 Dual Pos-Edge-Trig D-Type Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
SN74LVC74ADE4 功能描述:觸發(fā)器 Dual Pos-Edge-Trig D-Type Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
SN74LVC74ADG4 功能描述:觸發(fā)器 Dual Pos-Edge-Trig D-Type Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*