- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365651 > SN74AUP1G125YEPR (Texas Instruments, Inc.) LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT PDF資料下載
參數(shù)資料
| 型號： | SN74AUP1G125YEPR |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT |
| 中文描述： | 低電耗單總線緩沖器門具有三態(tài)輸出 |
| 文件頁數(shù)： | 2/11頁 |
| 文件大小： | 225K |
| 代理商： | SN74AUP1G125YEPR |
SCES590 JULY 2004
2
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
description/ordering information (continued)
NanoStar
and NanoFree
package technology is a major breakthrough in IC packaging concepts, using the
die as the package.
This device is fully specified for partial-power-down applications using I
off
. The I
off
circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
ORDERING INFORMATION
TA
PACKAGE
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
NanoStar
WCSP (DSBGA)
0.23-mm Large Bump YEP
Reel of 3000
SN74AUP1G06YEPR
_ _ _HT_
NanoFree
WCSP (DSBGA)
0.23-mm Large Bump YZP (Pb-free)
SN74AUP1G06YZPR
40
°
C to 85
°
C
SOT (SOT-23) DBV
Reel of 3000
SN74AUP1G06DBVR
H06_
Reel of 250
Reel of 3000
SN74AUP1G06DBVT
SN74AUP1G06DCKR
SOT (SC-70) DCK
HT_
Reel of 250
SN74AUP1G06DCKT
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/sc/package.
DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.
YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one
following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition
(1 = SnPb,
= Pb-free).
FUNCTION TABLE
INPUT
A
OUTPUT
Y
H
L
L
H
logic diagram (positive logic)
A
Y
2
4
相關PDF資料 |
PDF描述 |
|---|---|
| SN74AUP1G34DCKR-PDSO-G5 | LOW-POWER SINLE BUFFER GATE |
| SN74AUP1G79YEPR | LOW POWER SINGLE POSITIVE EDGE TRIGGERRED D TYPE FLIP FLOP |
| SN74AVC16373DGG | 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS |
| SN74AVC16373DGV | 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS |
| SN74AVC16834DGG | 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SN74AUP1G125YFPR | 功能描述:緩沖器和線路驅動器 Lo-Pwr Sgl Bus Bfr Gate RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
| SN74AUP1G125YZPR | 功能描述:緩沖器和線路驅動器 LoPwrSngl BusBffrGt RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
| SN74AUP1G125YZTR | 功能描述:緩沖器和線路驅動器 Lo PWR SNGL Bus Bufr Gate RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
| SN74AUP1G126DBVR | 功能描述:緩沖器和線路驅動器 Lo Pwr Sngl Bus Buffer Gate RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
| SN74AUP1G126DBVT | 功能描述:緩沖器和線路驅動器 Lo PWR SNGL Bus Bufr Gate RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。