參數(shù)資料
型號: SN74ABT32500
廠商: Texas Instruments, Inc.
英文描述: 36-Bit Universal Bus Transceivers With 3-State Outputs(36位通用總線收發(fā)器(三態(tài)輸出))
中文描述: 36位通用總線收發(fā)器與三態(tài)輸出(36位通用總線收發(fā)器(三態(tài)輸出))
文件頁數(shù): 2/8頁
文件大?。?/td> 135K
代理商: SN74ABT32500
SN54ABT32500, SN74ABT32500
36-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS
SCBS462 – JUNE 1992–REVISED OCTOBER 1992
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
2
description
These 36-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in
transparent, latched, and clocked modes.
Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA),
and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when
LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is
low, the A-bus data is stored in the latch/flip-flop on the high-to-low transition of CLKAB. Output-enable OEAB
is active high. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the
high-impedance state.
Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, and CLKBA. The output enables are
complementary (OEAB is active high, and OEBA is active low).
To ensure the high-impedance state during power up or power down, OEBA should be tied to V
CC
through a
pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver
(B to A). OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is
determined by the current-sourcing capability of the driver (A to B).
Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.
The SN54ABT32500 is characterized for operation over the full military temperature range of –55
°
C to 125
°
C.
The SN74ABT32500 is characterized for operation from –40
°
C to 85
°
C.
FUNCTION TABLE
INPUTS
OUTPUT
OEAB
L
H
H
H
H
H
H
A-to-B data flow is shown: B-to-A flow is similar but
uses OEBA, LEBA, and CLKBA.
Output level before the indicated steady-state input
conditions were established.
§Output level before the indicated steady-state input
conditions were established, provided that CLKAB
was low before LEAB went low.
LEAB
X
H
H
L
L
L
L
CLKAB
X
X
X
H
L
A
X
L
H
L
H
X
X
B
Z
L
H
L
H
B0
B0§
ABT32500–2
P
相關(guān)PDF資料
PDF描述
SN54ABT3614HFP 64 】 36 】 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING
SN54ABT3614PCB 64 】 36 】 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING
SN54ABT373FK OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN54ABT373J OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN54ABT373W OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN74ABT32501 制造商:TI 制造商全稱:Texas Instruments 功能描述:36-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74ABT32543 制造商:TI 制造商全稱:Texas Instruments 功能描述:36-BIT REGISTERED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74ABT3384PWLE 制造商:Rochester Electronics LLC 功能描述:- Bulk
SN74ABT3611 制造商:TI 制造商全稱:Texas Instruments 功能描述:64 】 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ABT3611-15PCB 制造商:Rochester Electronics LLC 功能描述:- Bulk