參數資料
型號: SN54LV573AJ
廠商: Texas Instruments, Inc.
英文描述: Octal 3-State Non-Inverting Transparent Latch; Package: TSSOP 20 LEAD; No of Pins: 20; Container: Tape and Reel; Qty per Container: 2500
中文描述: 八路透明D類鎖存器具有三態(tài)輸出
文件頁數: 2/19頁
文件大?。?/td> 595K
代理商: SN54LV573AJ
SCLS411I APRIL 1998 REVISED APRIL 2005
2
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
description/ordering information (continued)
The ’LV573A devices are octal transparent D-type latches designed for 2-V to 5.5-V V
CC
operation.
These devices feature 3-state outputs designed specifically for driving highly capacitive or relatively
low-impedance loads. This device is particularly suitable for implementing buffer registers, I/O ports,
bidirectional bus drivers, and working registers.
While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the
Q outputs are latched at the logic levels set up at the D inputs.
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high
or low logic levels) or high-impedance state. In the high-impedance state, the outputs neither load nor drive the
bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines
without need for interface or pullup components.
OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered
while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, OE should be tied to V
CC
through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
This device is fully specified for partial-power-down applications using I
off
. The I
off
circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
terminal assignments
1
2
3
4
A
1D
OE
VCC
2D
1Q
B
3D
3Q
2Q
C
5D
4D
5Q
4Q
D
7D
7Q
6D
6Q
E
GND
8D
LE
8Q
FUNCTION TABLE
(each latch)
INPUTS
LE
OUTPUT
Q
OE
D
L
H
H
H
L
H
L
L
L
L
X
Q0
Z
H
X
X
GQN PACKAGE
(TOP VIEW)
1
2
3
4
A
B
C
D
E
相關PDF資料
PDF描述
SN54LV573AW Octal 3-State Non-Inverting Transparent Latch; Package: SOIC-20 WB; No of Pins: 20; Container: Rail; Qty per Container: 38
SN74LV573ADGV Bipolar Power TO220 PNP 1A 375V; Package: TO-220 3 LEAD STANDARD; No of Pins: 3; Container: Rail; Qty per Container: 50
SN74LV573ANS Bipolar Power TO220 PNP 8A 350V; Package: TO-220 3 LEAD STANDARD; No of Pins: 3; Container: Rail; Qty per Container: 50
SNJ54LV573AFK OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SNJ54LV573AJ OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
相關代理商/技術參數
參數描述
SN54S00J 制造商:Texas Instruments 功能描述:NAND Gate 4-Element 2-IN Bipolar 14-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk
SN54S00W 制造商:Rochester Electronics LLC 功能描述:- Bulk
SN54S02J 制造商:Texas Instruments 功能描述:
SN54S03J 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:2-INPUT NAND GATE (OC) - Rail/Tube
SN54S04J 制造商:Texas Instruments 功能描述:Inverter 6-Element Bipolar 14-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:INVERTER 6-ELEM BIPOLAR 14CDIP - Rail/Tube 制造商:Texas Instruments 功能描述:HEX INVERTER *NIC*