- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372163 > SN54HCT573A (Texas Instruments, Inc.) Octal D-Type Latches(八D鎖存器(三態(tài)同相輸出)) PDF資料下載
參數(shù)資料
| 型號(hào)： | SN54HCT573A |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Octal D-Type Latches(八D鎖存器(三態(tài)同相輸出)) |
| 中文描述： | 八路D類閥門（八?鎖存器（三態(tài)同相輸出）） |
| 文件頁(yè)數(shù)： | 5/6頁(yè) |
| 文件大?。?/td> | 155K |
| 代理商： | SN54HCT573A |
SN54HCT573A, SN74HCT573A
OCTAL TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS
SCLS176A – MARCH 1984 – REVISED JANUARY 1996
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION
VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES
VOLTAGE WAVEFORMS
PULSE DURATIONS
th
tsu
1.3 V
1.3 V
0.3 V
1.3 V
0.3 V
2.7 V
2.7 V
3 V
3 V
0 V
0 V
tr
tf
Reference
Input
Data
Input
1.3 V
High-Level
Pulse
1.3 V
3 V
0 V
1.3 V
1.3 V
3 V
0 V
tw
Low-Level
Pulse
VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT RISE AND FALL TIMES
1.3 V
1.3 V
10%
1.3 V
10%
90%
90%
3 V
VOH
VOL
0 V
tr
tf
Input
In-Phase
Output
1.3 V
tPLH
tPHL
1.3 V
10%
1.3 V
10%
90%
90%
VOH
VOL
tr
tf
tPHL
tPLH
Out-of-
Phase
Output
1.3 V
10%
90%
3 V
≈
VCC
VOL
0 V
Output
Control
(Low-Level
Enabling)
Output
Waveform 1
(See Note B)
1.3 V
tPZL
tPLZ
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS
VOH
≈
0 V
1.3 V
1.3 V
tPZH
tPHZ
Output
Waveform 2
(See Note B)
Test
Point
From Output
Under Test
RL
VCC
S1
S2
LOAD CIRCUIT
PARAMETER
CL
tPZH
tpd or tt
tdis
ten
tPZL
tPHZ
tPLZ
1 k
1 k
50 pF
or
150 pF
50 pF
Open
Closed
RL
S1
Closed
Open
S2
Open
Closed
Closed
Open
50 pF
or
150 pF
Open
Open
––
CL
(see Note A)
NOTES: A. CL includes probe and test-fixture capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following
characteristics: PRR
≤
1 MHz, ZO = 50
, tr = 6 ns, tf = 6 ns.
D. The outputs are measured one at a time with one input transition per measurement.
E. tPLZ and tPHZ are the same as tdis.
F. tPZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.
Figure 1. Load Circuit and Voltage Waveforms
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN74HCT573A | Octal D-Type Latches(八D鎖存器(三態(tài)同相輸出)) |
| SN54HCT574 | Octal Positive-Edge-Triggered D-Type Flip-Flops(八上升沿D觸發(fā)器(三態(tài)同相輸出)) |
| SN54HCT623 | Octal Bus Transceivers With 3-State Outputs(八總線收發(fā)器(三態(tài)輸出)) |
| SN54HCT664 | Octal Bus Transceivers With Parity(八總線收發(fā)器帶奇偶校) |
| SN54HCT665 | Octal Bus Transceivers With Parity(八總線收發(fā)器帶奇偶校) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN54HCU04J | 制造商:Texas Instruments 功能描述:HEX INVERTER - Rail/Tube 制造商:Texas Instruments 功能描述:Inverter 6-Element CMOS 14-Pin CDIP Tube |
| SN54L00W | 制造商:MAJOR 功能描述: |
| SN54L46J | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SN54L51J | 制造商:Texas Instruments 功能描述: |
| SN54L74T | 制造商:Texas Instruments 功能描述:Flip Flop, Dual, D Type, 14 Pin, Metal, Flat Pack |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。