- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374851 > SN54AS821AFK (Texas Instruments, Inc.) 10-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS PDF資料下載
參數(shù)資料
| 型號： | SN54AS821AFK |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 10-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS |
| 中文描述： | 10位總線接口倒裝3觸發(fā)器態(tài)輸出 |
| 文件頁數(shù)： | 1/6頁 |
| 文件大?。?/td> | 92K |
| 代理商： | SN54AS821AFK |
SN54AS821A . . . JT PACKAGE
SN74AS821A . . . DW OR NT PACKAGE
(TOP VIEW)
SN54AS821A . . . FK PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
OE
1D
2D
3D
4D
5D
6D
7D
8D
9D
10D
GND
V
CC
1Q
2Q
3Q
4Q
5Q
6Q
7Q
8Q
9Q
10Q
CLK
NC – No internal connection
3 2 1 28 27
12 13
5
6
7
8
9
10
11
25
24
23
22
21
20
19
3Q
4Q
5Q
NC
6Q
7Q
8Q
3D
4D
5D
NC
6D
7D
8D
4
26
14 15 16 17 18
9
1
G
N
C
1
9
2
1
O
N
1
2
V
C
C
SN54AS821A, SN74AS821A
10-BIT BUS-INTERFACE FLIP-FLOPS
WITH 3-STATE OUTPUTS
SDAS230A – DECEMBER 1983 – REVISED AUGUST 1995
Copyright
1995, Texas Instruments Incorporated
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Functionally Equivalent to AMD’s AM29821
Provide Extra Data Width Necessary for
Wider Address/Data Paths or Buses With
Parity
Outputs Have Undershoot-Protection
Circuitry
Power-Up High-Impedance State
Buffered Control Inputs to Reduce
dc Loading Effects
Package Options Include Plastic
Small-Outline (DW) Packages, Ceramic
Chip Carriers (FK), and Standard Plastic
(NT) and Ceramic (JT) 300-mil DIPs
description
These 10-bit flip-flops feature 3-state outputs
designed specifically for driving highly capacitive
or relatively low-impedance loads. They are
particularly suitable for implementing wider buffer
registers, I/O ports, bidirectional bus drivers with
parity, and working registers.
The ten flip-flops are edge-triggered D-type
flip-flops. On the positive transition of the clock
(CLK) input, the Q outputs are true to the data (D)
input.
A buffered output-enable (OE) input can be used
to place the ten outputs in either a normal logic
state (high or low logic levels) or a high-
impedance state. In the high-impedance state, the
outputs neither load nor drive the bus lines
significantly. The high-impedance state and
increased drive provide the capability to drive bus
lines without interface or pullup components.
OE does not affect the internal operation of the flip-flops. Previously stored data can be retained or new data
can be entered while the outputs are in the high-impedance state.
The SN54AS821A is characterized for operation over the full military temperature range of –55
°
C to 125
°
C. The
SN74AS821A is characterized for operation from 0
°
C to 70
°
C.
FUNCTION TABLE
(each flip-flop)
INPUTS
OUTPUT
Q
OE
L
CLK
↑
↑
L
D
H
H
L
L
L
L
X
Q0
Z
H
X
X
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN54AS823AFK | 9-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS |
| SN54AS823AJT | 9-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS |
| SN54AS885FK | 8-BIT MAGNITUDE COMPARATORS |
| SN54BCT125AFK | KPT 55C 55#20 SKT RECP |
| SN54BCT125AW | QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN54AS821JT | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| SN54AS822JT | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| SN54AS825JT | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel 制造商:Texas Instruments 功能描述: |
| SN54AS826JT | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel 制造商:Texas Instruments 功能描述: |
| SN54AS869JT | 制造商:Texas Instruments 功能描述:SYNCHRONOUS 8-BIT UP/DOWN COUNTER - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。