參數(shù)資料
型號: SN54AS885FK
廠商: Texas Instruments, Inc.
英文描述: 8-BIT MAGNITUDE COMPARATORS
中文描述: 8位震級比較器
文件頁數(shù): 1/9頁
文件大小: 153K
代理商: SN54AS885FK
SN54AS885 . . . JT PACKAGE
SN74AS885 . . . DW OR NT PACKAGE
(TOP VIEW)
SN54AS885 . . . FK PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
L/A
P < QIN
P > QIN
Q7
Q6
Q5
Q4
Q3
Q2
Q1
Q0
GND
V
CC
PLE
P7
P6
P5
P4
P3
P2
P1
P0
P < QOUT
P > QOUT
NC – No internal connection
3 2 1 28 27
12 13
5
6
7
8
9
10
11
25
24
23
22
21
20
19
P6
P5
P4
NC
P3
P2
P1
Q7
Q6
Q5
NC
Q4
Q3
Q2
4
26
14 15 16 17 18
Q
Q
G
N
P
P
P
P
P
L
N
P
P
V
C
C
SN54AS885, SN74AS885
8-BIT MAGNITUDE COMPARATORS
SDAS236A – DECEMBER 1982 – REVISED JANUARY 1995
Copyright
1995, Texas Instruments Incorporated
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Latchable P-Input Ports With Power-Up
Clear
Choice of Logical or Arithmetic
(Two’s Complement) Comparison
Data and PLE Inputs Utilize pnp Input
Transistors to Reduce dc Loading Effects
Approximately 35% Improvement in
ac Performance Over Schottky TTL While
Performing More Functions
Cascadable to n Bits While Maintaining
High Performance
10% Less Power Than STTL for an 8-Bit
Comparison
Package Options Include Plastic
Small-Outline (DW) Packages, Ceramic
Chip Carriers (FK), and Standard Plastic
(NT) and Ceramic (JT) 300-mil DIPs
description
These advanced Schottky devices are capable of
performing high-speed arithmetic or logic
comparisons on two 8-bit binary or two’s
complement words. Two fully decoded decisions
about words P and Q are externally available at
two outputs. These devices are fully expandable
to any number of bits without external gates. To
compare words of longer lengths, the P > QOUT
and P < QOUT outputs of a stage handling less
significant bits can be connected to the P > QIN
and P < QIN inputs of the next stage handling
more significant bits. The cascading paths are
implemented with only a two-gate-level delay to
reduce overall comparison times for long words.
Two alternative methods of cascading are shown
in application information
The latch is transparent when P latch-enable
(PLE) input is high; the P-input port is latched
when PLE is low. This provides the designer with temporary storage for the P-data word. The enable circuitry
is implemented with minimal delay times to enhance performance when cascaded for longer words. The PLE,
P, and Q data inputs utilize pnp input transistors to reduce the low-level current input requirement to typically
–0.25 mA, which minimizes dc loading effects.
The SN54AS885 is characterized for operation over the full military temperature range of –55
°
C to 125
°
C. The
SN74AS885 is characterized for operation from 0
°
C to 70
°
C.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
相關PDF資料
PDF描述
SN54BCT125AFK KPT 55C 55#20 SKT RECP
SN54BCT125AW QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54BCT543FK OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SN54BCT543JT 5 Channel LCD Gamma Correction Buffer +Vcom 16-TSSOP 0 to 70
SN54BCT543W 18-V Supply Multi-Channel Gamma Correction Buffer 16-HTSSOP
相關代理商/技術參數(shù)
參數(shù)描述
SN54BCT125AJ 制造商:Texas Instruments 功能描述:Buffer/Line Driver 4-CH Non-Inverting 3-ST BiCMOS 14-Pin CDIP Tube 制造商:Texas Instruments 功能描述:BFFR/LINE DRVR 4-CH NON-INV 3-ST BICMOS 14CDIP - Rail/Tube
SN54BCT126AJ 制造商:Texas Instruments 功能描述:Buffer/Line Driver 4-CH Non-Inverting 3-ST BiCMOS 14-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:BFFR/LINE DRVR 4-CH NON-INV 3-ST BICMOS 14CDIP - Rail/Tube
SN54BCT623W 制造商:Texas Instruments 功能描述:
SN54BCT760J 制造商:Texas Instruments 功能描述:Buffer/Line Driver 8-CH Non-Inverting 3-ST/Open Collector BiCMOS 20-Pin CDIP Tube 制造商:Texas Instruments 功能描述:OCTAL BUS DRIVER
SN54F00J 制造商:Texas Instruments 功能描述:NAND Gate 4-Element 2-IN Bipolar 14-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk