- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365629 > SN54ALS174FK (Texas Instruments, Inc.) HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR PDF資料下載
參數(shù)資料
| 型號(hào)： | SN54ALS174FK |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR |
| 中文描述： | 六角/四人房D型倒裝，沒有明確的觸發(fā)器 |
| 文件頁(yè)數(shù)： | 7/17頁(yè) |
| 文件大小： | 527K |
| 代理商： | SN54ALS174FK |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B
SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B
HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SDAS207E - APRIL 1982 - REVISED MAY 2002
7
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION
SERIES 54ALS/74ALS AND 54AS/74AS DEVICES
tPHZ
tPLZ
tPHL
tPLH
0.3 V
tPZL
tPZH
tPLH
tPHL
LOAD CIRCUIT
FOR 3-STATE OUTPUTS
From Output
Under Test
Test
Point
R1
S1
CL
(see Note A)
7 V
1.3 V
1.3 V
1.3 V
3.5 V
3.5 V
0.3 V
0.3 V
th
tsu
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
Timing
Input
Data
Input
1.3 V
1.3 V
3.5 V
3.5 V
0.3 V
0.3 V
High-Level
Pulse
Low-Level
Pulse
tw
VOLTAGE WAVEFORMS
PULSE DURATIONS
Input
Out-of-Phase
Output
(see Note C)
1.3 V
1.3 V
1.3 V
1.3 V
1.3 V
1.3 V
1.3 V
1.3 V
1.3 V
1.3 V
3.5 V
3.5 V
0.3 V
0.3 V
VOL
VOH
VOH
VOL
Output
Control
(low-level
enabling)
Waveform 1
S1 Closed
(see Note B)
Waveform 2
S1 Open
(see Note B)
≈
0 V
VOH
VOL
≈
3.5 V
In-Phase
Output
0.3 V
1.3 V
1.3 V
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS
R2
VCC
RL
Test
Point
From Output
Under Test
CL
(see Note A)
LOAD CIRCUIT
FOR OPEN-COLLECTOR OUTPUTS
LOAD CIRCUIT FOR
BI-STATE
TOTEM-POLE OUTPUTS
From Output
Under Test
Test
Point
CL
(see Note A)
RL
RL = R1 = R2
NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
D. All input pulses have the following characteristics: PRR
≤
1 MHz, tr = tf = 2 ns, duty cycle = 50%.
E. The outputs are measured one at a time with one transition per measurement.
Figure 1. Load Circuits and Voltage Waveforms
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN54ALS175FK | HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR |
| SN54AS194FK | SN54AS181B SN74AS181A |
| SN54AS194J | SN54AS181B SN74AS181A |
| SN54AS195 | 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER |
| SN54AS373FK | OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN54ALS174J | 制造商:Texas Instruments 功能描述: |
| SN54ALS191AJ | 制造商:Texas Instruments 功能描述:Counter Single 4-Bit Async Binary UP/Down 16-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SN54ALS193AJ | 制造商:Texas Instruments 功能描述: |
| SN54ALS21AJ | 制造商:Texas Instruments 功能描述:AND Gate 2-Element 4-IN Bipolar 14-Pin CDIP Tube |
| SN54ALS240AJ | 制造商:Texas Instruments 功能描述:Buffer/Line Driver 8-CH Inverting 3-ST Bipolar 20-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:BFFR/LINE DRVR 8CH INV 3-ST BIPOLAR 20CDIP - Rail/Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。