- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365646 > SN54ABTH162460WD (Texas Instruments, Inc.) 4-TO-1 MULTIPLEXED/DEMULTIPLEXED REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS PDF資料下載
參數(shù)資料
| 型號(hào)： | SN54ABTH162460WD |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 通用總線功能 |
| 英文描述： | 4-TO-1 MULTIPLEXED/DEMULTIPLEXED REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS |
| 中文描述： | 4比1復(fù)用/解復(fù)用收發(fā)登記，3態(tài)輸出 |
| 文件頁(yè)數(shù)： | 2/10頁(yè) |
| 文件大?。?/td> | 176K |
| 代理商： | SN54ABTH162460WD |
SN54ABTH162460, SN74ABTH162460
4-TO-1 MULTIPLEXED/DEMULTIPLEXED REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS
SCBS241E – FEBRUARY 1993 – REVISED MAY 1997
2
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
description (continued)
Address and/or data information can be stored using the internal storage latches/flip-flops. The latch-enable
(LEB1–LEB4, LEBA, and LEAB1–LEAB4) and clock/clock-enable (CLK/CLKEN) inputs are used to control data
storage. When either one of the latch-enable inputs is high, the latch is transparent (clock is a don’t care as long
as the latch enable is high). When the latch-enable input goes low (providing that the clock does not transit from
low to high), the data present at the inputs is latched and remains latched until the latch-enable input is returned
high. When the clock enable is low and the corresponding latch enable is low, data can be clocked on the
low-to-high transition of the clock. When either the clock enable or the corresponding latch enable is high, the
clock is a don’t care.
Four select (SEL0, SEL1, CE_SEL0, and CE_SEL1) pins are provided to multiplex data (A port), or to select
one of four clock enables (B port). This allows the user the flexibility of controlling one bit at a time.
The B-port outputs, which are designed to sink up to 12 mA, include equivalent 25-
series resistors to reduce
overshoot and undershoot.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
When V
CC
is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down.
However, to ensure the high-impedance state above 2.1 V, OE should be tied to V
CC
through a pullup resistor;
the minimum value of the resistor is determined by the current-sinking capability of the driver.
The SN54ABTH162460 is characterized for operation over the full military temperature range of –55
°
C to
125
°
C. The SN74ABTH162460 is characterized for operation from –40
°
C to 85
°
C.
Function Tables
A-TO-B OUTPUT ENABLE
INPUTS
OUTPUT
Bn
OEB
H
OEBn
H
Z
H
L
Z
L
H
Z
L
L
Active
n = 1, 2, 3, 4
A-TO-B STORAGE
(assuming OEB = L, OEBn = L)
INPUTS
OUTPUTS
CLKENAB
CE_SEL1
CE_SEL0
CLKAB
LEAB1
LEAB2
LEAB3
LEAB4
B1
B2
B3
B4
X
X
X
H or L
H
L
L
L
A
A0
A
A0
A
A0
A0
A0
A0
A0
A0
A
X
X
X
H or L
H
H
H
L
A
L
X
X
L
↑
↑
↑
↑
↑
L
L
L
L
A0
A
A0
A0
A
A0
A0
A0
A
L
L
L
L
L
L
L
L
L
H
L
L
L
L
A0
A0
A0
A0
L
H
L
L
L
L
L
A0
A0
A0
L
H
H
L
L
L
L
A0
A0
H
X
X
L
L
L
L
A0
This table does not cover all the latch-enable cases since they have similar results.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN74ABTH16460DGG | 4-TO-1 MULTIPLEXED/DEMULTIPLEXED TRANSCEIVERS WITH 3-STATE OUTPUTS |
| SN54ABTH16460WD | 4-TO-1 MULTIPLEXED/DEMULTIPLEXED TRANSCEIVERS WITH 3-STATE OUTPUTS |
| SN74AC11DB | TRIPLE 3-INPUT POSITIVE-AND GATES |
| SN54AC11FK | TRIPLE 3-INPUT POSITIVE-AND GATES |
| SN54AC11J | TRIPLE 3-INPUT POSITIVE-AND GATES |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN54ABTH16460 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:4-TO-1 MULTIPLEXED/DEMULTIPLEXED TRANSCEIVERS WITH 3-STATE OUTPUTS |
| SN54ABTH16460WD | 制造商:TI 制造商全稱:Texas Instruments 功能描述:4-TO-1 MULTIPLEXED/DEMULTIPLEXED TRANSCEIVERS WITH 3-STATE OUTPUTS |
| SN54ABTH16823 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS |
| SN54ABTH16823WD | 制造商:TI 制造商全稱:Texas Instruments 功能描述:18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS |
| SN54ABTH182502A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。