參數(shù)資料
型號: SN54ABT16648
廠商: Texas Instruments, Inc.
英文描述: 16-Bit Bus Transceivers and Registers With 3-State Outputs(16位總線收發(fā)器和寄存器(三態(tài)輸出))
中文描述: 16位總線收發(fā)器和寄存器具有三態(tài)輸出(16位總線收發(fā)器和寄存器(三態(tài)輸出))
文件頁數(shù): 3/7頁
文件大?。?/td> 157K
代理商: SN54ABT16648
SN54ABT16648, SN74ABT16648
16-BIT TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS
SCBS213 – SEPTEMBER 1992 – REVISED OCTOBER 1992
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
3–3
logic symbol
C4
G10
29
G14
26
2SAB
5
1A1
1A2
6
1A3
8
1A4
9
1A5
10
1A6
12
1A7
13
1A8
14
1B6
45
1B7
44
1B8
43
1B2
51
1B3
49
1B4
48
1B5
47
1B1
52
4D
27
2CLKAB
G12
31
2SBA
30
2CLKBA
10 EN8 [BA]
10 EN9 [AB]
28
2DIR
G3
56
G7
3
1SAB
2OE
2
1CLKAB
G5
54
1SBA
55
1CLKBA
3 EN1 [BA]
3 EN2 [AB]
1
1DIR
C6
C11
C13
15
2A1
2A2
16
2A3
17
2A4
19
2A5
20
2A6
21
2A7
23
2A8
24
2B6
36
2B7
34
2B8
33
2B2
41
2B3
40
2B4
38
2B5
37
2B1
42
11D
1OE
6D
1
1
1
2
1 7
7
5
5
1
13D
8
1
1
9
1 14
14
12
12
1
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
P
相關(guān)PDF資料
PDF描述
SN74ABT16651 16-Bit Bus Transceivers And Registers With 3-State Outputs(16位總線收發(fā)器和寄存器(三態(tài)輸出))
SN54ABT16651 16-Bit Bus Transceivers and Registers With 3-State Outputs(16位總線收發(fā)器和寄存器(三態(tài)輸出))
SN74ABT182502A Scan Test Devices With 18-Bit Universal Bus Transceivers(掃描測試裝置(帶18位通用總線收發(fā)器))
SN74ABT18502A Scan Test Devices With 18-Bit Universal Bus Transceivers(掃描測試裝置(帶18位通用總線收發(fā)器))
SN54ABT182502A Scan Test Devices With 18-Bit Universal Bus Transceivers(掃描測試裝置(帶18位通用總線收發(fā)器))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN54ABT16652 制造商:TI 制造商全稱:Texas Instruments 功能描述:16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN54ABT16652_07 制造商:TI 制造商全稱:Texas Instruments 功能描述:16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN54ABT16652_08 制造商:TI 制造商全稱:Texas Instruments 功能描述:16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN54ABT16652WD 制造商:TI 制造商全稱:Texas Instruments 功能描述:16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN54ABT16657 制造商:TI 制造商全稱:Texas Instruments 功能描述:16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS