- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378698 > SM5907 (Seiko NPC Corporation) compression and non compression type shock-proof memory controller PDF資料下載
參數(shù)資料
| 型號： | SM5907 |
| 廠商： | Seiko NPC Corporation |
| 英文描述： | compression and non compression type shock-proof memory controller |
| 中文描述： | 壓縮和非壓縮式防震內(nèi)存控制器 |
| 文件頁數(shù)： | 22/30頁 |
| 文件大?。?/td> | 231K |
| 代理商： | SM5907 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
NIPPON PRECISION CIRCUITS-22
SM5906AF
Correct data demodulation becomes impossible for
the CD signal processor IC when a disturbance
exceeding the RAM jitter margin occurs. The
YFLAG signal input pin is used to indicate when
such a condition has occurred.
The IC checks the YFLAG input and stops the write
sequence when such a disturbance has occurred,
and then makes FLAG6 active.
The YFLAG check method used changes depend-
ing on the YFLGS flag (85H command).
(see table1)
YFLAG, FLAG6
85H command
YFLGS
0
1
FLAG6 set conditions
FLAG6 reset conditions
0
1
When YFLAG = LOW
When YFLAG = HIGH
– By status read (90H command)
– When MSON = LOW or after system reset
Table 1. YFLAG signal check method
13.3ms
VWA(x)
VWA(x + 1)
YBLKCK
VWA
VWA latch set
WAQV set
Microcontroller data set
Refer to Microcontroller interface
Values shown are for rate fs. The values are 1/2 those shown at rate 2fs.
Fig 2. YBLKCK and VWA relationship
The VWA is determined according to the YBLKCK
pin and WAQV command. Refer to the timing chart
below.
1.YBLKCK is a 75 Hz clock(HIGH for 136
μ
s) when
used for normal read mode and it is a 150 Hz
clock when used for double-speed read mode,
synchronized to the CD format block end timing.
On the falling edge of this clock, stored compare-
connect write address WA1 is promoted to WA2
and stored.(see note 1).
2.The microcontroller checks the subcode and, if
confirmed to be correct, generates a WAQV com-
mand (80H).
3.When the WAQV command is received, the previ-
ously latched WA2 is stored as the VWA.
(Note 1) WA1, in VCD and SVC modes, is the
DRAM write address of the last sync data input
before the YBLKCK falling edge. In CDDA mode,
update occurs in the same manner so that WA1 is
updated every 588 data samples.
VWA (valid write address)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SM5907AF | compression and non compression type shock-proof memory controller |
| SM6150 | Successive-approximation 8-bit A/D Converter |
| SM6150P | Successive-approximation 8-bit A/D Converter |
| SM6150S | Rotary Keylock Switch; Contact Current Max:10A; Key Removal Position:Center; Leaded Process Compatible:No; No. of Switch Positions:3; Peak Reflow Compatible (260 C):No RoHS Compliant: No |
| SM6155P | Successive-approximation 8-bit A/D Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SM5907AF | 制造商:NPC 制造商全稱:Nippon Precision Circuits Inc 功能描述:compression and non compression type shock-proof memory controller |
| SM5908 | 功能描述:TVS 二極管 - 瞬態(tài)電壓抑制器 1500W 5.0V Unidirect RoHS:否 制造商:Vishay Semiconductors 極性:Bidirectional 工作電壓: 擊穿電壓:58.9 V 鉗位電壓:77.4 V 峰值浪涌電流:38.8 A 系列: 封裝 / 箱體:DO-214AB 最小工作溫度:- 55 C 最大工作溫度:+ 150 C |
| SM59128 | 制造商:SYNCMOS 制造商全稱:SYNCMOS 功能描述:8-Bits Micro-controller |
| SM5921A | 制造商:NPC 制造商全稱:Nippon Precision Circuits Inc 功能描述:8-channel Lip Sync Delay |
| SM5921AF | 制造商:NPC 制造商全稱:Nippon Precision Circuits Inc 功能描述:8-channel Lip Sync Delay |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。