- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378698 > SM5901AF (Seiko NPC Corporation) compression and non compression type anti-shock memory controller with built-in 1M DRAM PDF資料下載
參數(shù)資料
| 型號： | SM5901AF |
| 廠商： | Seiko NPC Corporation |
| 英文描述： | compression and non compression type anti-shock memory controller with built-in 1M DRAM |
| 中文描述： | 壓縮和非壓縮型抗休克，內(nèi)置100萬DRAM內(nèi)存控制器 |
| 文件頁數(shù)： | 3/31頁 |
| 文件大小： | 154K |
| 代理商： | SM5901AF |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
SM5901AF
pemnr
42
A1
O
43
A2
O
44
A3
O
Ip : Input pin with pull-up resistor Ip/O : Input/Output pin (With pull-up resistor when a input mode)
And in case that only internal 1M DRAM is used, 28, 33, 34, 36 to 44 pin are high impedance, and 29 to 32 pin are input pull up mode.
Pin number
Pine name
I/O
Function
Setting
H
L
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
UC1
UC2
UC3
UC4
VSS2
NTEST1
NTEST2
CLK
VSS1
YSRDATA
YLRCK
YSCK
ZSCK
ZLRCK
ZSRDATA
YFLAG
YFCLK
YBLKCK
NRESET
ZSENSE
VDD1
YDMUTE
YMLD
YMDATA
YMCLK
NTEST4
NCAS2
D2
D3
D0
D1
NWE
NRAS
NTEST4
A8
A7
A6
A5
A4
A0
Ip/O
Ip/O
Ip/O
Ip/O
-
Ip
Ip
I
-
I
I
I
O
O
O
I
I
I
I
O
-
I
I
I
I
Ip
O
I/O
I/O
I/O
I/O
O
O
Ip
O
O
O
O
O
O
Microcontroller interface extension I/O 1
Microcontroller interface extension I/O 2
Microcontroller interface extension I/O 3
Microcontroller interface extension I/O 4
Ground
Test pin
Test pin
16.9344 MHz clock input
Ground
Audio serial input data
Audio serial input LR clock
Audio serial input bit clock
Audio serial output bit clock
Audio serial output LR clock
Audio serial output data
Signal processor IC RAM overflow flag
Crystal-controlled frame clock
Subcode block clock signal
System reset pin
Microcontroller interface status output
VDD supply pin
Forced mute pin
Microcontroller interface latch clock
Microcontroller interface serial data
Microcontroller interface shift clock
Test pin
DRAM CAS control
DRAM data input/output 2
DRAM data input/output 3
DRAM data input/output 0
DRAM data input/output 1
DRAM WE control
DRAM RAS control
Test pin
DRAM address 8
DRAM address 7
DRAM address 6
DRAM address 5
DRAM address 4
DRAM address 0
DRAM address 1
DRAM address 2
DRAM address 3
Test
Test
Left channel
Right channel
Left channel
Right channel
Overflow
Reset
Mute
Test
Test
Pin description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SM5902 | compression and non compression type shock-proof memory controller |
| SM5902AF | compression and non compression type shock-proof memory controller |
| SM5903BF | compression and non compression type shock-proof memory controller |
| SM5903CF | compression and non compression type anti-shock memory controller |
| SM5904BF | compression and non compression type shock-proof memory controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SM5902 | 制造商:NPC 制造商全稱:Nippon Precision Circuits Inc 功能描述:compression and non compression type shock-proof memory controller |
| SM5902AF | 制造商:NPC 制造商全稱:Nippon Precision Circuits Inc 功能描述:compression and non compression type shock-proof memory controller |
| SM5903BF | 制造商:NPC 制造商全稱:Nippon Precision Circuits Inc 功能描述:compression and non compression type shock-proof memory controller |
| SM5903BF_00 | 制造商:NPC 制造商全稱:Nippon Precision Circuits Inc 功能描述:compression and non compression type shock-proof memory controller |
| SM5903CF | 制造商:NPC 制造商全稱:Nippon Precision Circuits Inc 功能描述:compression and non compression type anti-shock memory controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。