
APPLICATION NOTE
n
Reduced gate
“Miller” effects)
Short circuit tolerant
drive requirements (no
ZVS Differences:
n
Variable frequency operation (in general)
q
Higher off-state voltages in single switch,
unclamped topologies
Relatively new technology - users must climb
the learning curve
Conversion frequency is inversely propor-
tional to load current
A more sophisticated control circuit may be
required
ZVS Design Equations
A zero voltage switched Buck regulator
will be used to develop the design equations
for the various voltages, currents and time
intervals associated with each of the conversion
periods which occur during one complete
switching cycle. The circuit schematic, compo-
nent references, and relevant polarities are
shown in Fig. 4.
Typical design procedure guidelines and
“shortcuts” will be employed during the anal-
ysis’ for the purpose of brevity. At the onset,
all components will be treated as though they
were ideal which simplifies the generation of
the basic equations and relationships. As this
section progresses, losses and non-ideal charac-
teristics of the components will be added to the
formulas. The timing summary will expound
upon the equations for a precise analysis.
Another valid assumption is that the output
Fig. 4 -
Zero
Voltage Switched Buck Regulator
U-138
filter section consisting of output
inductor
and capacitor C
O
has a time constant several
orders of magnitude larger than
any power
conversion period. The filter inductance is large
in comparison to that of the resonant inductor’s
value
and the magnetizing current
well as the inductor’s
DC
resistance is
negligi-
ble. In addition, both the input
voltage
output voltage
are purely DC,
and do not
vary during a given conversion cycle.
Last, the
converter is operating in a closed loop configu-
ration which regulates the output voltage
Initial Conditions: Time interval <
Before analyzing the individual time
inter-
vals, the initial conditions of the circuit must be
defined. The analysis will begin with
switch
on, conducting a drain current equal to
the
output current I
, and
In series with the
switch
inductor
and the output inductor
also conduct the output current
established that the output inductance
large in comparison to the resonant inductor
and all components are ideal. Therefore, the
voltage across the output inductor
the input to output voltage differential;
-
V
.
The output filter section catch diode
D
O
is not conducting and sees a reverse voltage
equal to the input voltage;
the polarity shown in Figure 4.
as
and
.
=
= 0 (ideal).
is the resonant
which
It has been
is
equals
=
=
observing
Table I - INITIAL CONDITIONS
Capacitor Charging State:
The conversion period is initiated at time
when switch
is turned OFF. Since the
current through resonant inductor
output inductor
cannot change instanta-
neously, and no drain current flows in
and
while
3-331