- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄96818 > SK100EL57WU 100E SERIES, 4 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, UUC PDF資料下載
參數(shù)資料
| 型號： | SK100EL57WU |
| 元件分類： | 編、解碼器及復(fù)用、解復(fù)用 |
| 英文描述： | 100E SERIES, 4 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, UUC |
| 封裝： | DIE |
| 文件頁數(shù)： | 4/4頁 |
| 文件大小： | 360K |
| 代理商： | SK100EL57WU |
4
www.semtech.com
TEST AND MEASUREMENT PRODUCTS
SK100EL57W
Revision 3 / January 27, 2003
e
d
o
C
g
n
ir
e
d
r
OD
I
e
g
a
k
c
a
P
D
W
7
5
L
E
0
1
K
SC
I
O
S
-
6
1
T
D
W
7
5
L
E
0
1
K
SC
I
O
S
-
6
1
U
W
7
5
L
E
0
1
K
Se
i
D
Notes:
1. 100K circuits are designed to meet the DC specification shown in the table where transverse airflow greater
than 500 lfpm is maintained.
2. Duty cycle skew is the difference between TPLH and TPHL propagation delay through a device.
3. Minimum input swing for which AC parameters guaranteed.
4. CMR range is referenced to the most positive side of the differential input signal. Normal operation is
obtained if the high level falls within the specified range and the peak-to-peak voltage lies between
VPP(min) and 1V. The lower end of the CMR range varies 1:1 with VEE and is equal to VEE + 1.5V.
5. Voltages referenced to VCC = 0V.
6. For standard ECL DC specifications, refer to the ECL Logic Family Standard DC Specifications Data
Sheet.
7. For part ordering description, see TMD Part Ordering Information Data Sheet.
Contact Information
AC Information (continued)
Application Notes
AN1002 - Interfacing Between ECL / LVECL / PECL / LVPECL - to - TTL / LVTTL / CMOS / LVCMOS
AN1003 - Termination Techniques for ECL / LVECL / PECL / LVPECL Devices
AN1004 - Interfacing Between LVDS and ECL / LVECL / PECL / LVPECL
AN1005 - Using ECL / LVECL Devices as PECL / LVPECL
AN1006 - Designing with 10K and 100K ECL / PECL Devices
AN1008 - Interfacing with CML
Ordering Information
Semtech Corporation
Test and Measurement Division
10021 Willow Creek Rd., San Diego, CA 92131
Phone: (858) 695-1808 FAX: (858) 695-2633
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SK100EL58WD | 100EL SERIES, 2 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, PDSO8 |
| SK100LVE111PJ | 100LVE SERIES, LOW SKEW CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC28 |
| SK100LVE111PJT | 100LVE SERIES, LOW SKEW CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC28 |
| SK100LVE111 | 100LVE SERIES, LOW SKEW CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC28 |
| SK10E016PJ | 10E SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT UP BINARY COUNTER, PQCC28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SK100ELT21W | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Differential PECL to CMOS/TTL or LVPECL to LVCMOS/LVTTL Translator |
| SK100ELT21WD | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Differential PECL to CMOS/TTL or LVPECL to LVCMOS/LVTTL Translator |
| SK100ELT21WDT | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Differential PECL to CMOS/TTL or LVPECL to LVCMOS/LVTTL Translator |
| SK100ELT21WU | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Differential PECL to CMOS/TTL or LVPECL to LVCMOS/LVTTL Translator |
| SK100EP111 | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Low-Voltage 1:10 Differential ECL/PECL/HSTL Clock Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。