- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄96818 > SK100EL52WDT 100EL SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO8 PDF資料下載
參數(shù)資料
| 型號(hào)： | SK100EL52WDT |
| 元件分類： | 鎖存器 |
| 英文描述： | 100EL SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO8 |
| 封裝： | SOIC-8 |
| 文件頁(yè)數(shù)： | 1/4頁(yè) |
| 文件大?。?/td> | 374K |
| 代理商： | SK100EL52WDT |
TEST AND MEASUREMENT PRODUCTS
1
www.semtech.com
Revision 2 / January 27, 2003
SK100EL52W
Differential Data and
Clock D Flip-Flop
Description
Features
Functional Block Diagram
PIN Description
The SK100EL52W is a differential data, differential clock
D flip-flop. This device is fully compatible with
MC100EL52 and functionally equivalent to the E452
devices, with higher performance capabilities. With
propagation delays and output transition times
significantly faster than the E452, the EL52W is ideally
suited for those applications which require the ultimate
in AC performance.
Data enters the master portion of the flip-flop when the
clock is LOW and is transferred to the slave, and thus the
outputs, upon a positive transition of the clock. The
differential clock inputs also allow the EL52W to be used
as a negative edge triggered device.
The EL52W employs input clamping circuitry so that, under
open input conditions (pulled down to VEE), the outputs
of the device will remain stable.
Extended Supply Voltage Range: (VEE = 3.0V
to 5.5V, VCC = 0V) or (VCC = +3.0V to +5.5V,
VEE = 0V)
365 ps Propagation Delay
2.0 GHz Toggle Frequency
Internal 75K Input Pull-Down Resistors
Fully Compatible with MC10EL52 and
MC100EL52
Specified Over Industrial Temperature Range:
40oC to +85oC
ESD Protection of >4000V
Available in 8-Pin SOIC Package
n
i
Pn
o
it
c
n
u
F
*
D
,
Dt
u
p
n
I
a
t
a
D
*
K
L
C
,
K
L
Ct
u
p
n
I
k
c
o
l
C
*
Q
,
Qt
u
p
t
u
O
a
t
a
D
DK
L
CQ
LZ
L
HZ
H
NOTE: Z = Low-to-High transition.
Truth Table
1
2
3
4
5
6
7
8
Flip-Flop
D
D*
CLK
CLK*
VEE
VCC
Q
Q*
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SK100EL56WDT | 100EL SERIES, DUAL 2 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, PDSO20 |
| SK100EL57WU | 100E SERIES, 4 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, UUC |
| SK100EL58WD | 100EL SERIES, 2 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, PDSO8 |
| SK100LVE111PJ | 100LVE SERIES, LOW SKEW CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC28 |
| SK100LVE111PJT | 100LVE SERIES, LOW SKEW CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SK100ELT21W | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Differential PECL to CMOS/TTL or LVPECL to LVCMOS/LVTTL Translator |
| SK100ELT21WD | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Differential PECL to CMOS/TTL or LVPECL to LVCMOS/LVTTL Translator |
| SK100ELT21WDT | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Differential PECL to CMOS/TTL or LVPECL to LVCMOS/LVTTL Translator |
| SK100ELT21WU | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Differential PECL to CMOS/TTL or LVPECL to LVCMOS/LVTTL Translator |
| SK100EP111 | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Low-Voltage 1:10 Differential ECL/PECL/HSTL Clock Driver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。